/linux-6.6.21/drivers/net/ethernet/mellanox/mlxbf_gige/ |
D | mlxbf_gige_rx.c | 21 writeq(dmac, base + MLXBF_GIGE_RX_MAC_FILTER + in mlxbf_gige_set_mac_rx_filter() 27 writeq(control, base + MLXBF_GIGE_CONTROL); in mlxbf_gige_set_mac_rx_filter() 49 writeq(control, base + MLXBF_GIGE_CONTROL); in mlxbf_gige_enable_promisc() 52 writeq(0, base + MLXBF_GIGE_RX_MAC_FILTER_DMAC_RANGE_START); in mlxbf_gige_enable_promisc() 56 writeq(end_mac, base + MLXBF_GIGE_RX_MAC_FILTER_DMAC_RANGE_END); in mlxbf_gige_enable_promisc() 67 writeq(control, base + MLXBF_GIGE_CONTROL); in mlxbf_gige_disable_promisc() 116 writeq(priv->rx_wqe_base_dma, priv->base + MLXBF_GIGE_RX_WQ_BASE); in mlxbf_gige_rx_init() 129 writeq(priv->rx_cqe_base_dma, priv->base + MLXBF_GIGE_RX_CQ_BASE); in mlxbf_gige_rx_init() 132 writeq(priv->rx_q_entries, priv->base + MLXBF_GIGE_RX_WQE_PI); in mlxbf_gige_rx_init() 137 writeq(data, priv->base + MLXBF_GIGE_RX); in mlxbf_gige_rx_init() [all …]
|
D | mlxbf_gige_tx.c | 31 writeq(priv->tx_wqe_base_dma, priv->base + MLXBF_GIGE_TX_WQ_BASE); in mlxbf_gige_tx_init() 43 writeq(priv->tx_cc_dma, priv->base + MLXBF_GIGE_TX_CI_UPDATE_ADDRESS); in mlxbf_gige_tx_init() 45 writeq(ilog2(priv->tx_q_entries), in mlxbf_gige_tx_init() 88 writeq(0, priv->base + MLXBF_GIGE_TX_WQ_BASE); in mlxbf_gige_tx_deinit() 89 writeq(0, priv->base + MLXBF_GIGE_TX_CI_UPDATE_ADDRESS); in mlxbf_gige_tx_deinit() 267 writeq(priv->tx_pi, priv->base + MLXBF_GIGE_TX_PRODUCER_INDEX); in mlxbf_gige_start_xmit()
|
/linux-6.6.21/drivers/net/ethernet/marvell/octeontx2/af/ |
D | ptp.c | 133 writeq(500000000, ptp->reg_base + PTP_PPS_THRESH_HI); in ptp_reset_thresh() 257 writeq(timestamp, ptp->reg_base + PTP_NANO_TIMESTAMP); in ptp_atomic_update() 258 writeq(0, ptp->reg_base + PTP_FRNS_TIMESTAMP); in ptp_atomic_update() 259 writeq(timestamp / NSEC_PER_SEC, in ptp_atomic_update() 264 writeq(nxt_rollover_set, ptp->reg_base + PTP_NXT_ROLLOVER_SET); in ptp_atomic_update() 265 writeq(curr_rollover_set, ptp->reg_base + PTP_CURR_ROLLOVER_SET); in ptp_atomic_update() 271 writeq(regval, ptp->reg_base + PTP_CLOCK_CFG); in ptp_atomic_update() 300 writeq(delta, ptp->reg_base + PTP_NANO_TIMESTAMP); in ptp_atomic_adjtime() 301 writeq(0, ptp->reg_base + PTP_FRNS_TIMESTAMP); in ptp_atomic_adjtime() 307 writeq(regval, ptp->reg_base + PTP_CLOCK_CFG); in ptp_atomic_adjtime() [all …]
|
/linux-6.6.21/drivers/infiniband/hw/hfi1/ |
D | pio_copy.c | 38 writeq(pbc, dest); in pio_copy() 51 writeq(*(u64 *)from, dest); in pio_copy() 67 writeq(*(u64 *)from, dest); in pio_copy() 86 writeq(*(u64 *)from, dest); in pio_copy() 97 writeq(*(u64 *)from, dest); in pio_copy() 110 writeq(val.val64, dest); in pio_copy() 118 writeq(0, dest); in pio_copy() 224 writeq(temp, dest); in merge_write8() 233 writeq(carry.val64, dest); in carry8_write8() 245 writeq(pbuf->carry.val64, dest); in carry_write8() [all …]
|
/linux-6.6.21/drivers/fpga/ |
D | dfl-fme-error.c | 73 writeq(GENMASK_ULL(63, 0), base + PCIE0_ERROR_MASK); in pcie0_errors_store() 77 writeq(v, base + PCIE0_ERROR); in pcie0_errors_store() 81 writeq(0ULL, base + PCIE0_ERROR_MASK); in pcie0_errors_store() 118 writeq(GENMASK_ULL(63, 0), base + PCIE1_ERROR_MASK); in pcie1_errors_store() 122 writeq(v, base + PCIE1_ERROR); in pcie1_errors_store() 126 writeq(0ULL, base + PCIE1_ERROR_MASK); in pcie1_errors_store() 194 writeq(v, base + RAS_ERROR_INJECT); in inject_errors_store() 232 writeq(GENMASK_ULL(63, 0), base + FME_ERROR_MASK); in fme_errors_store() 236 writeq(v, base + FME_ERROR); in fme_errors_store() 241 writeq(dfl_feature_revision(base) ? 0ULL : MBP_ERROR, in fme_errors_store() [all …]
|
D | dfl-fme-mgr.c | 102 writeq(pr_error, fme_pr + FME_PR_ERR); in fme_mgr_pr_error_handle() 125 writeq(pr_ctrl, fme_pr + FME_PR_CTRL); in fme_mgr_write_init() 136 writeq(pr_ctrl, fme_pr + FME_PR_CTRL); in fme_mgr_write_init() 160 writeq(pr_ctrl, fme_pr + FME_PR_CTRL); in fme_mgr_write_init() 178 writeq(pr_ctrl, fme_pr + FME_PR_CTRL); in fme_mgr_write() 211 writeq(pr_data, fme_pr + FME_PR_DATA); in fme_mgr_write() 230 writeq(pr_ctrl, fme_pr + FME_PR_CTRL); in fme_mgr_write_complete()
|
/linux-6.6.21/drivers/net/ethernet/neterion/ |
D | s2io.c | 1137 writeq(val64, &bar0->tti_data1_mem); in init_tti() 1162 writeq(val64, &bar0->tti_data2_mem); in init_tti() 1167 writeq(val64, &bar0->tti_command_mem); in init_tti() 1212 writeq(val64, &bar0->sw_reset); in init_nic() 1219 writeq(val64, &bar0->sw_reset); in init_nic() 1241 writeq(RMAC_CFG_KEY(0x4C0D), &bar0->rmac_cfg_key); in init_nic() 1243 writeq(RMAC_CFG_KEY(0x4C0D), &bar0->rmac_cfg_key); in init_nic() 1253 writeq(vBIT(val64, 2, 14), &bar0->rmac_max_pyld_len); in init_nic() 1274 writeq(val64, &bar0->tx_fifo_partition_0); in init_nic() 1275 writeq(val64, &bar0->tx_fifo_partition_1); in init_nic() [all …]
|
/linux-6.6.21/drivers/gpio/ |
D | gpio-mlxbf.c | 114 writeq(gs->csave_regs.scratchpad, gs->base + MLXBF_GPIO_SCRATCHPAD); in mlxbf_gpio_resume() 115 writeq(gs->csave_regs.pad_control[0], in mlxbf_gpio_resume() 117 writeq(gs->csave_regs.pad_control[1], in mlxbf_gpio_resume() 119 writeq(gs->csave_regs.pad_control[2], in mlxbf_gpio_resume() 121 writeq(gs->csave_regs.pad_control[3], in mlxbf_gpio_resume() 123 writeq(gs->csave_regs.pin_dir_i, gs->base + MLXBF_GPIO_PIN_DIR_I); in mlxbf_gpio_resume() 124 writeq(gs->csave_regs.pin_dir_o, gs->base + MLXBF_GPIO_PIN_DIR_O); in mlxbf_gpio_resume()
|
D | gpio-thunderx.c | 112 writeq(txgpio->line_entries[line].fil_bits, in thunderx_gpio_dir_in() 128 writeq(BIT_ULL(bank_bit), reg); in thunderx_gpio_set() 150 writeq(bit_cfg, txgpio->register_base + bit_cfg_reg(line)); in thunderx_gpio_dir_out() 238 writeq(bit_cfg, txgpio->register_base + bit_cfg_reg(line)); in thunderx_gpio_set_config() 282 writeq(set_bits, txgpio->register_base + (bank * GPIO_2ND_BANK) + GPIO_TX_SET); in thunderx_gpio_set_multiple() 283 writeq(clear_bits, txgpio->register_base + (bank * GPIO_2ND_BANK) + GPIO_TX_CLR); in thunderx_gpio_set_multiple() 292 writeq(GPIO_INTR_INTR, in thunderx_gpio_irq_ack() 301 writeq(GPIO_INTR_ENA_W1C, in thunderx_gpio_irq_mask() 310 writeq(GPIO_INTR_ENA_W1C | GPIO_INTR_INTR, in thunderx_gpio_irq_mask_ack() 319 writeq(GPIO_INTR_ENA_W1S, in thunderx_gpio_irq_unmask() [all …]
|
/linux-6.6.21/sound/core/seq/oss/ |
D | seq_oss_ioctl.c | 84 if (! is_write_mode(dp->file_mode) || dp->writeq == NULL) in snd_seq_oss_ioctl() 86 while (snd_seq_oss_writeq_sync(dp->writeq)) in snd_seq_oss_ioctl() 107 if (! is_write_mode(dp->file_mode) || dp->writeq == NULL) in snd_seq_oss_ioctl() 109 return put_user(snd_seq_oss_writeq_get_free_size(dp->writeq), p) ? -EFAULT : 0; in snd_seq_oss_ioctl() 154 if (val >= dp->writeq->maxlen) in snd_seq_oss_ioctl() 155 val = dp->writeq->maxlen - 1; in snd_seq_oss_ioctl() 156 snd_seq_oss_writeq_set_output(dp->writeq, val); in snd_seq_oss_ioctl()
|
/linux-6.6.21/drivers/mmc/host/ |
D | cavium.c | 212 writeq(emm_switch, host->base + MIO_EMM_SWITCH(host)); in do_switch() 215 writeq(emm_switch, host->base + MIO_EMM_SWITCH(host)); in do_switch() 247 writeq(timeout, slot->host->base + MIO_EMM_WDOG(slot->host)); in set_wdog() 267 writeq(wdog, slot->host->base + MIO_EMM_WDOG(host)); in cvm_mmc_reset_bus() 286 writeq(slot->cached_rca, host->base + MIO_EMM_RCA(host)); in cvm_mmc_switch_to() 293 writeq(emm_sample, host->base + MIO_EMM_SAMPLE(host)); in cvm_mmc_switch_to() 307 writeq((0x10000 | (dbuf << 6)), host->base + MIO_EMM_BUF_IDX(host)); in do_read() 396 writeq(BIT_ULL(16), host->dma_base + MIO_EMM_DMA_FIFO_CFG(host)); in finish_dma_sg() 432 writeq(emm_dma, host->base + MIO_EMM_DMA(host)); in cleanup_dma() 449 writeq(emm_int, host->base + MIO_EMM_INT(host)); in cvm_mmc_interrupt() [all …]
|
D | cavium-thunderx.c | 33 writeq(val, host->base + MIO_EMM_INT(host)); in thunder_mmc_int_enable() 34 writeq(val, host->base + MIO_EMM_INT_EN_SET(host)); in thunder_mmc_int_enable() 123 writeq(127, host->base + MIO_EMM_INT_EN(host)); in thunder_mmc_probe() 124 writeq(3, host->base + MIO_EMM_DMA_INT_ENA_W1C(host)); in thunder_mmc_probe() 126 writeq(BIT_ULL(16), host->base + MIO_EMM_DMA_FIFO_CFG(host)); in thunder_mmc_probe() 183 writeq(dma_cfg, host->dma_base + MIO_EMM_DMA_CFG(host)); in thunder_mmc_remove()
|
D | cavium-octeon.c | 96 writeq(0, (void __iomem *)CVMX_MIO_BOOT_CTL); in octeon_mmc_acquire_bus() 112 writeq(val, host->base + MIO_EMM_INT(host)); in octeon_mmc_int_enable() 114 writeq(val, host->base + MIO_EMM_INT_EN(host)); in octeon_mmc_int_enable() 235 writeq(val, host->base + MIO_EMM_INT(host)); in octeon_mmc_probe() 311 writeq(dma_cfg, host->dma_base + MIO_EMM_DMA_CFG(host)); in octeon_mmc_remove()
|
/linux-6.6.21/drivers/net/ethernet/cavium/liquidio/ |
D | octeon_mailbox.c | 80 writeq(OCTEON_PFVFERR, in octeon_mbox_read() 115 writeq(OCTEON_PFVFACK, mbox->mbox_read_reg); in octeon_mbox_read() 172 writeq(mbox_cmd->msg.u64, mbox->mbox_write_reg); in octeon_mbox_write() 184 writeq(mbox_cmd->data[i], mbox->mbox_write_reg); in octeon_mbox_write() 193 writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg); in octeon_mbox_write() 306 writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg); in octeon_mbox_process_message() 316 writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg); in octeon_mbox_process_message() 325 writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg); in octeon_mbox_process_message() 341 writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg); in octeon_mbox_process_message() 371 writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg); in octeon_mbox_cancel()
|
/linux-6.6.21/drivers/watchdog/ |
D | marvell_gti_wdt.c | 90 writeq(GTI_CWD_INT_PENDING_STATUS(priv->wdt_timer_idx), in gti_wdt_interrupt() 102 writeq(GTI_CWD_POKE_VAL, in gti_wdt_ping() 119 writeq(GTI_CWD_INT_PENDING_STATUS(priv->wdt_timer_idx), in gti_wdt_start() 123 writeq(GTI_CWD_INT_ENA_SET_VAL(priv->wdt_timer_idx), in gti_wdt_start() 129 writeq(regval, priv->base + GTI_CWD_WDOG(priv->wdt_timer_idx)); in gti_wdt_start() 140 writeq(GTI_CWD_INT_ENA_CLR_VAL(priv->wdt_timer_idx), in gti_wdt_stop() 146 writeq(regval, priv->base + GTI_CWD_WDOG(priv->wdt_timer_idx)); in gti_wdt_stop() 182 writeq(regval, priv->base + GTI_CWD_WDOG(priv->wdt_timer_idx)); in gti_wdt_settimeout()
|
/linux-6.6.21/drivers/crypto/marvell/octeontx/ |
D | otx_cptpf_mbox.c | 78 writeq(mbx->data, cpt->reg_base + OTX_CPT_PF_VFX_MBOXX(vf, 1)); in otx_cpt_send_msg_to_vf() 79 writeq(mbx->msg, cpt->reg_base + OTX_CPT_PF_VFX_MBOXX(vf, 0)); in otx_cpt_send_msg_to_vf() 106 writeq(1ull << vf, cpt->reg_base + OTX_CPT_PF_MBOX_INTX(0)); in otx_cpt_clear_mbox_intr() 120 writeq(pf_qx_ctl.u, cpt->reg_base + OTX_CPT_PF_QX_CTL(vf)); in otx_cpt_cfg_qlen_for_vf() 132 writeq(pf_qx_ctl.u, cpt->reg_base + OTX_CPT_PF_QX_CTL(vf)); in otx_cpt_cfg_vq_priority() 162 writeq(pf_qx_ctl.u, cpt->reg_base + OTX_CPT_PF_QX_CTL(q)); in otx_cpt_bind_vq_to_grp()
|
D | otx_cptvf_main.c | 351 writeq(vqx_ctl.u, cptvf->reg_base + OTX_CPT_VQX_CTL(0)); in cptvf_write_vq_ctl() 360 writeq(vqx_dbell.u, cptvf->reg_base + OTX_CPT_VQX_DOORBELL(0)); in otx_cptvf_write_vq_doorbell() 369 writeq(vqx_inprg.u, cptvf->reg_base + OTX_CPT_VQX_INPROG(0)); in cptvf_write_vq_inprog() 378 writeq(vqx_dwait.u, cptvf->reg_base + OTX_CPT_VQX_DONE_WAIT(0)); in cptvf_write_vq_done_numwait() 395 writeq(vqx_dwait.u, cptvf->reg_base + OTX_CPT_VQX_DONE_WAIT(0)); in cptvf_write_vq_done_timewait() 414 writeq(vqx_misc_ena.u, cptvf->reg_base + OTX_CPT_VQX_MISC_ENA_W1S(0)); in cptvf_enable_swerr_interrupts() 424 writeq(vqx_misc_ena.u, cptvf->reg_base + OTX_CPT_VQX_MISC_ENA_W1S(0)); in cptvf_enable_mbox_interrupts() 434 writeq(vqx_done_ena.u, cptvf->reg_base + OTX_CPT_VQX_DONE_ENA_W1S(0)); in cptvf_enable_done_interrupts() 444 writeq(vqx_misc_int.u, cptvf->reg_base + OTX_CPT_VQX_MISC_INT(0)); in cptvf_clear_dovf_intr() 454 writeq(vqx_misc_int.u, cptvf->reg_base + OTX_CPT_VQX_MISC_INT(0)); in cptvf_clear_irde_intr() [all …]
|
/linux-6.6.21/drivers/spi/ |
D | spi-cavium.c | 66 writeq(mpi_cfg.u64, p->register_base + OCTEON_SPI_CFG(p)); in octeon_spi_do_transfer() 78 writeq(d, p->register_base + OCTEON_SPI_DAT0(p) + (8 * i)); in octeon_spi_do_transfer() 85 writeq(mpi_tx.u64, p->register_base + OCTEON_SPI_TX(p)); in octeon_spi_do_transfer() 102 writeq(d, p->register_base + OCTEON_SPI_DAT0(p) + (8 * i)); in octeon_spi_do_transfer() 113 writeq(mpi_tx.u64, p->register_base + OCTEON_SPI_TX(p)); in octeon_spi_do_transfer()
|
/linux-6.6.21/drivers/char/hw_random/ |
D | cavium-rng.c | 42 writeq(THUNDERX_RNM_RNG_EN | THUNDERX_RNM_ENT_EN, in cavium_rng_probe() 51 writeq(0, rng->control_status); in cavium_rng_probe() 72 writeq(0, rng->control_status); in cavium_rng_remove()
|
/linux-6.6.21/drivers/edac/ |
D | thunderx_edac.c | 281 writeq(val, pdata->regs + _reg); \ 315 writeq(val, lmc->regs + LMC_INT_W1S); in thunderx_lmc_inject_int_write() 351 writeq(lmc->mask0, lmc->regs + LMC_CHAR_MASK0); in inject_ecc_fn() 352 writeq(lmc->mask2, lmc->regs + LMC_CHAR_MASK2); in inject_ecc_fn() 353 writeq(lmc->parity_test, lmc->regs + LMC_ECC_PARITY_TEST); in inject_ecc_fn() 553 writeq(0, lmc->regs + LMC_CHAR_MASK0); in thunderx_lmc_err_isr() 554 writeq(0, lmc->regs + LMC_CHAR_MASK2); in thunderx_lmc_err_isr() 555 writeq(0x2, lmc->regs + LMC_ECC_PARITY_TEST); in thunderx_lmc_err_isr() 568 writeq(ctx->reg_int, lmc->regs + LMC_INT); in thunderx_lmc_err_isr() 778 writeq(lmc_int, lmc->regs + LMC_INT); in thunderx_lmc_probe() [all …]
|
/linux-6.6.21/sound/mips/ |
D | sgio2audio.c | 109 writeq((reg << CODEC_CONTROL_ADDRESS_SHIFT) | in read_ad1843_reg() 132 writeq((reg << CODEC_CONTROL_ADDRESS_SHIFT) | in write_ad1843_reg() 382 writeq(src_pos, &mace->perif.audio.chan[ch].read_ptr); /* in bytes */ in snd_sgio2audio_dma_pull_frag() 432 writeq(dst_pos, &mace->perif.audio.chan[ch].write_ptr); /* in bytes */ in snd_sgio2audio_dma_push_frag() 446 writeq(CHANNEL_CONTROL_RESET, &mace->perif.audio.chan[ch].control); in snd_sgio2audio_dma_start() 448 writeq(0, &mace->perif.audio.chan[ch].control); in snd_sgio2audio_dma_start() 455 writeq(CHANNEL_DMA_ENABLE | CHANNEL_INT_THRESHOLD_50, in snd_sgio2audio_dma_start() 464 writeq(0, &mace->perif.audio.chan[chan->idx].control); in snd_sgio2audio_dma_stop() 759 writeq(AUDIO_CONTROL_RESET, &mace->perif.audio.control); in snd_sgio2audio_free() 761 writeq(0, &mace->perif.audio.control); in snd_sgio2audio_free() [all …]
|
/linux-6.6.21/drivers/net/ethernet/cavium/common/ |
D | cavium_ptp.c | 129 writeq(comp, clock->reg_base + PTP_CLOCK_COMP); in cavium_ptp_adjfine() 277 writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_probe() 280 writeq(clock_comp, clock->reg_base + PTP_CLOCK_COMP); in cavium_ptp_probe() 294 writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_probe() 323 writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG); in cavium_ptp_remove()
|
/linux-6.6.21/drivers/misc/ocxl/ |
D | mmio.c | 100 writeq(val, (char *)afu->global_mmio_ptr + offset); in ocxl_global_mmio_write64() 163 writeq(tmp, (char *)afu->global_mmio_ptr + offset); in ocxl_global_mmio_set64() 226 writeq(tmp, (char *)afu->global_mmio_ptr + offset); in ocxl_global_mmio_clear64() 230 writeq(tmp, (char *)afu->global_mmio_ptr + offset); in ocxl_global_mmio_clear64()
|
/linux-6.6.21/drivers/net/ethernet/marvell/octeon_ep/ |
D | octep_ctrl_mbox.c | 103 writeq(OCTEP_CTRL_MBOX_STATUS_INIT, in octep_ctrl_mbox_init() 121 writeq(mbox->version, OCTEP_CTRL_MBOX_INFO_HOST_VERSION(mbox->barmem)); in octep_ctrl_mbox_init() 124 writeq(OCTEP_CTRL_MBOX_STATUS_READY, in octep_ctrl_mbox_init() 267 writeq(0, OCTEP_CTRL_MBOX_INFO_HOST_VERSION(mbox->barmem)); in octep_ctrl_mbox_uninit() 268 writeq(OCTEP_CTRL_MBOX_STATUS_INVALID, in octep_ctrl_mbox_uninit()
|
/linux-6.6.21/drivers/pci/controller/ |
D | pci-thunder-pem.c | 53 writeq(read_val, pem_pci->pem_reg_base + PEM_CFG_RD); in thunder_pem_bridge_read() 82 writeq(0x70, pem_pci->pem_reg_base + PEM_CFG_RD); in thunder_pem_bridge_read() 234 writeq(where_aligned, pem_pci->pem_reg_base + PEM_CFG_RD); in thunder_pem_bridge_write() 243 writeq(where_aligned, pem_pci->pem_reg_base + PEM_CFG_RD); in thunder_pem_bridge_write() 282 writeq(write_val, pem_pci->pem_reg_base + PEM_CFG_WR); in thunder_pem_bridge_write()
|