Home
last modified time | relevance | path

Searched refs:vgabase (Results 1 – 10 of 10) sorted by relevance

/linux-6.6.21/drivers/video/
Dvgastate.c56 misc = vga_r(state->vgabase, VGA_MIS_R); in save_vga_text()
59 vga_r(state->vgabase, iobase + 0xa); in save_vga_text()
60 vga_w(state->vgabase, VGA_ATT_W, 0x00); in save_vga_text()
61 attr10 = vga_rattr(state->vgabase, 0x10); in save_vga_text()
62 vga_r(state->vgabase, iobase + 0xa); in save_vga_text()
63 vga_w(state->vgabase, VGA_ATT_W, 0x20); in save_vga_text()
69 gr4 = vga_rgfx(state->vgabase, VGA_GFX_PLANE_READ); in save_vga_text()
70 gr5 = vga_rgfx(state->vgabase, VGA_GFX_MODE); in save_vga_text()
71 gr6 = vga_rgfx(state->vgabase, VGA_GFX_MISC); in save_vga_text()
72 seq2 = vga_rseq(state->vgabase, VGA_SEQ_PLANE_WRITE); in save_vga_text()
[all …]
/linux-6.6.21/drivers/video/fbdev/
Ds3fb.c197 return vga_rcrt(par->state.vgabase, DDC_REG); in s3fb_ddc_read()
205 vga_wcrt(par->state.vgabase, DDC_REG, val); in s3fb_ddc_write()
276 svga_wseq_mask(par->state.vgabase, 0x0d, 0x01, 0x03); in s3fb_setup_ddc_bus()
278 svga_wseq_mask(par->state.vgabase, 0x0d, 0x00, 0x03); in s3fb_setup_ddc_bus()
280 svga_wcrt_mask(par->state.vgabase, 0x5c, 0x03, 0x03); in s3fb_setup_ddc_bus()
317 svga_tilecursor(par->state.vgabase, info, cursor); in s3fb_tilecursor()
474 regval = vga_r(par->state.vgabase, VGA_MIS_R); in s3_set_pixclock()
475 vga_w(par->state.vgabase, VGA_MIS_W, regval | VGA_MIS_ENB_PLL_LOAD); in s3_set_pixclock()
484 vga_wseq(par->state.vgabase, 0x12, (n - 2) | ((r & 3) << 6)); /* n and two bits of r */ in s3_set_pixclock()
485 vga_wseq(par->state.vgabase, 0x29, r >> 2); /* remaining highest bit of r */ in s3_set_pixclock()
[all …]
Dvt8623fb.c119 svga_tilecursor(par->state.vgabase, info, cursor); in vt8623fb_tilecursor()
265 regval = vga_r(par->state.vgabase, VGA_MIS_R); in vt8623_set_pixclock()
266 vga_w(par->state.vgabase, VGA_MIS_W, regval | VGA_MIS_ENB_PLL_LOAD); in vt8623_set_pixclock()
269 vga_wseq(par->state.vgabase, 0x46, (n | (r << 6))); in vt8623_set_pixclock()
270 vga_wseq(par->state.vgabase, 0x47, m); in vt8623_set_pixclock()
275 svga_wseq_mask(par->state.vgabase, 0x40, 0x02, 0x02); in vt8623_set_pixclock()
276 svga_wseq_mask(par->state.vgabase, 0x40, 0x00, 0x02); in vt8623_set_pixclock()
286 void __iomem *vgabase = par->state.vgabase; in vt8623fb_open() local
289 par->state.vgabase = vgabase; in vt8623fb_open()
424 svga_wseq_mask(par->state.vgabase, 0x10, 0x01, 0x01); in vt8623fb_set_par()
[all …]
Darkfb.c152 svga_tilecursor(par->state.vgabase, info, cursor); in arkfb_tilecursor()
460 regval = vga_rseq(par->state.vgabase, 0x1C); in ark_dac_read_regs()
463 vga_wseq(par->state.vgabase, 0x1C, regval | (code[0] & 4 ? 0x80 : 0)); in ark_dac_read_regs()
464 code[1] = vga_r(par->state.vgabase, dac_regs[code[0] & 3]); in ark_dac_read_regs()
469 vga_wseq(par->state.vgabase, 0x1C, regval); in ark_dac_read_regs()
479 regval = vga_rseq(par->state.vgabase, 0x1C); in ark_dac_write_regs()
482 vga_wseq(par->state.vgabase, 0x1C, regval | (code[0] & 4 ? 0x80 : 0)); in ark_dac_write_regs()
483 vga_w(par->state.vgabase, dac_regs[code[0] & 3], code[1]); in ark_dac_write_regs()
488 vga_wseq(par->state.vgabase, 0x1C, regval); in ark_dac_write_regs()
504 regval = vga_r(par->state.vgabase, VGA_MIS_R); in ark_set_pixclock()
[all …]
Dneofb.c368 vga_wcrt(state->vgabase, 0x11, vga_rcrt(state->vgabase, 0x11) | 0x80); in vgaHWLock()
379 vga_wgfx(state->vgabase, 0x09, 0x00); in neoLock()
1190 vga_wcrt(state->vgabase, 0x0C, (Base & 0x00FF00) >> 8); in neofb_pan_display()
1191 vga_wcrt(state->vgabase, 0x0D, (Base & 0x00FF)); in neofb_pan_display()
1199 vga_wgfx(state->vgabase, 0x0E, (((Base >> 16) & 0x0f) | (oldExtCRTDispAddr & 0xf0))); in neofb_pan_display()
/linux-6.6.21/drivers/video/console/
Dvgacon.c182 vgastate.vgabase = NULL; in vgacon_startup()
624 vga_w(vgastate.vgabase, VGA_PEL_MSK, 0xff); in vga_set_palette()
626 vga_w(vgastate.vgabase, VGA_PEL_IW, table[i]); in vga_set_palette()
627 vga_w(vgastate.vgabase, VGA_PEL_D, vc->vc_palette[j++] >> 2); in vga_set_palette()
628 vga_w(vgastate.vgabase, VGA_PEL_D, vc->vc_palette[j++] >> 2); in vga_set_palette()
629 vga_w(vgastate.vgabase, VGA_PEL_D, vc->vc_palette[j++] >> 2); in vga_set_palette()
662 vga_state.SeqCtrlIndex = vga_r(state->vgabase, VGA_SEQ_I); in vga_vesa_blank()
664 vga_state.CrtMiscIO = vga_r(state->vgabase, VGA_MIS_R); in vga_vesa_blank()
683 vga_state.ClockingMode = vga_rseq(state->vgabase, VGA_SEQ_CLOCK_MODE); in vga_vesa_blank()
689 vga_wseq(state->vgabase, VGA_SEQ_CLOCK_MODE, vga_state.ClockingMode | 0x20); in vga_vesa_blank()
[all …]
/linux-6.6.21/Documentation/arch/m68k/
Dkernel-options.rst424 external:<xres>;<yres>;<depth>;<org>;<scrmem>[;<scrlen>[;<vgabase>
482 writing two consecutive semicolons, if you want to give a <vgabase>
485 The <vgabase> parameter is optional. If it is not given, the kernel
491 To avoid misunderstandings: <vgabase> is the _base_ address, i.e. a 4k
493 uses the addresses vgabase+0x3c7...vgabase+0x3c9. The <vgabase>
497 <colw> is meaningful only if <vgabase> is specified. It tells the
502 Also <coltype> is used together with <vgabase>. It tells the kernel
/linux-6.6.21/include/video/
Dvga.h185 void __iomem *vgabase; /* mmio base, if supported */ member
/linux-6.6.21/drivers/video/fbdev/i810/
Di810_main.c1248 par->state.vgabase = par->mmio_start_virtual; in i810fb_open()
/linux-6.6.21/drivers/video/fbdev/savage/
Dsavagefb_driver.c1617 par->vgastate.vgabase = par->mmio.vbase + 0x8000; in savagefb_open()