Home
last modified time | relevance | path

Searched refs:regCP_HQD_EOP_BASE_ADDR_HI (Results 1 – 6 of 6) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_4_2_offset.h773 #define regCP_HQD_EOP_BASE_ADDR_HI … macro
Dgc_9_4_3_offset.h3362 #define regCP_HQD_EOP_BASE_ADDR_HI … macro
Dgc_11_0_0_offset.h4680 #define regCP_HQD_EOP_BASE_ADDR_HI … macro
Dgc_11_0_3_offset.h4904 #define regCP_HQD_EOP_BASE_ADDR_HI … macro
/linux-6.6.21/drivers/gpu/drm/amd/amdgpu/
Dgfx_v9_4_3.c1610 WREG32_SOC15_RLC(GC, GET_INST(GC, xcc_id), regCP_HQD_EOP_BASE_ADDR_HI, in gfx_v9_4_3_xcc_kiq_init_register()
Dgfx_v11_0.c3884 WREG32_SOC15(GC, 0, regCP_HQD_EOP_BASE_ADDR_HI, in gfx_v11_0_kiq_init_register()