Home
last modified time | relevance | path

Searched refs:port_mmio (Results 1 – 10 of 10) sorted by relevance

/linux-6.6.21/drivers/ata/
Dlibahci.c295 void __iomem *port_mmio = ahci_port_base(ap); in ahci_show_port_cmd() local
299 ret = sprintf(buf, "%x\n", readl(port_mmio + PORT_CMD)); in ahci_show_port_cmd()
449 void __iomem *port_mmio; in ahci_save_initial_config() local
588 port_mmio = __ahci_port_base(hpriv, i); in ahci_save_initial_config()
590 readl(port_mmio + PORT_CMD) & PORT_CMD_CAP; in ahci_save_initial_config()
624 void __iomem *port_mmio; in ahci_restore_initial_config() local
634 port_mmio = __ahci_port_base(hpriv, i); in ahci_restore_initial_config()
635 writel(hpriv->saved_port_cap[i], port_mmio + PORT_CMD); in ahci_restore_initial_config()
658 void __iomem *port_mmio = ahci_port_base(link->ap); in ahci_scr_read() local
662 *val = readl(port_mmio + offset); in ahci_scr_read()
[all …]
Dahci_xgene.c141 void __iomem *port_mmio = ahci_port_base(ap); in xgene_ahci_restart_engine() local
150 if (xgene_ahci_poll_reg_val(ap, port_mmio + in xgene_ahci_restart_engine()
162 fbs = readl(port_mmio + PORT_FBS); in xgene_ahci_restart_engine()
163 writel(fbs | PORT_FBS_EN, port_mmio + PORT_FBS); in xgene_ahci_restart_engine()
164 fbs = readl(port_mmio + PORT_FBS); in xgene_ahci_restart_engine()
195 void __iomem *port_mmio = ahci_port_base(ap); in xgene_ahci_qc_issue() local
202 port_fbs = readl(port_mmio + PORT_FBS); in xgene_ahci_qc_issue()
205 writel(port_fbs, port_mmio + PORT_FBS); in xgene_ahci_qc_issue()
358 void __iomem *port_mmio = ahci_port_base(ap); in xgene_ahci_do_hardreset() local
372 val = readl(port_mmio + PORT_SCR_ERR); in xgene_ahci_do_hardreset()
[all …]
Dsata_mv.c637 static int mv_stop_edma_engine(void __iomem *port_mmio);
948 void __iomem *port_mmio = mv_ap_base(ap); in mv_save_cached_regs() local
951 pp->cached.fiscfg = readl(port_mmio + FISCFG); in mv_save_cached_regs()
952 pp->cached.ltmode = readl(port_mmio + LTMODE); in mv_save_cached_regs()
953 pp->cached.haltcond = readl(port_mmio + EDMA_HALTCOND); in mv_save_cached_regs()
954 pp->cached.unknown_rsvd = readl(port_mmio + EDMA_UNKNOWN_RSVD); in mv_save_cached_regs()
992 static void mv_set_edma_ptrs(void __iomem *port_mmio, in mv_set_edma_ptrs() argument
1005 writel((pp->crqb_dma >> 16) >> 16, port_mmio + EDMA_REQ_Q_BASE_HI); in mv_set_edma_ptrs()
1007 port_mmio + EDMA_REQ_Q_IN_PTR); in mv_set_edma_ptrs()
1008 writelfl(index, port_mmio + EDMA_REQ_Q_OUT_PTR); in mv_set_edma_ptrs()
[all …]
Dahci_mvebu.c121 void __iomem *port_mmio = ahci_port_base(ap); in ahci_mvebu_stop_engine() local
124 tmp = readl(port_mmio + PORT_CMD); in ahci_mvebu_stop_engine()
131 port_fbs = readl(port_mmio + PORT_FBS); in ahci_mvebu_stop_engine()
135 writel(tmp, port_mmio + PORT_CMD); in ahci_mvebu_stop_engine()
142 writel(port_fbs, port_mmio + PORT_FBS); in ahci_mvebu_stop_engine()
145 tmp = ata_wait_register(ap, port_mmio + PORT_CMD, in ahci_mvebu_stop_engine()
Dahci_qoriq.c92 void __iomem *port_mmio = ahci_port_base(link->ap); in ahci_qoriq_hardreset() local
118 px_cmd = readl(port_mmio + PORT_CMD); in ahci_qoriq_hardreset()
119 px_is = readl(port_mmio + PORT_IRQ_STAT); in ahci_qoriq_hardreset()
132 px_val = readl(port_mmio + PORT_CMD); in ahci_qoriq_hardreset()
134 writel(px_cmd, port_mmio + PORT_CMD); in ahci_qoriq_hardreset()
136 px_val = readl(port_mmio + PORT_IRQ_STAT); in ahci_qoriq_hardreset()
138 writel(px_is, port_mmio + PORT_IRQ_STAT); in ahci_qoriq_hardreset()
Dahci_dwc.c264 void __iomem *port_mmio; in ahci_dwc_init_dmacr() local
283 port_mmio = __ahci_port_base(hpriv, port); in ahci_dwc_init_dmacr()
284 dmacr = readl(port_mmio + AHCI_DWC_PORT_DMACR); in ahci_dwc_init_dmacr()
298 writel(dmacr, port_mmio + AHCI_DWC_PORT_DMACR); in ahci_dwc_init_dmacr()
344 void __iomem *port_mmio; in ahci_dwc_reinit_host() local
360 port_mmio = __ahci_port_base(hpriv, i); in ahci_dwc_reinit_host()
361 writel(dpriv->dmacr[i], port_mmio + AHCI_DWC_PORT_DMACR); in ahci_dwc_reinit_host()
Dahci_sunxi.c149 void __iomem *port_mmio = ahci_port_base(ap); in ahci_sunxi_start_engine() local
199 sunxi_setbits(port_mmio + PORT_CMD, PORT_CMD_START); in ahci_sunxi_start_engine()
Dpata_pdc2027x.c174 static inline void __iomem *port_mmio(struct ata_port *ap, unsigned int offset) in port_mmio() function
188 return port_mmio(ap, offset) + adj; in dev_mmio()
206 cgcr = ioread32(port_mmio(ap, PDC_GLOBAL_CTL)); in pdc2027x_cable_detect()
224 return ioread8(port_mmio(ap, PDC_ATA_CTL)) & 0x02; in pdc2027x_port_enabled()
Dacard-ahci.c288 void __iomem *port_mmio = ahci_port_base(ap); in acard_ahci_port_start() local
289 u32 cmd = readl(port_mmio + PORT_CMD); in acard_ahci_port_start()
Dahci.c723 void __iomem *port_mmio; in ahci_pci_init_controller() local
732 port_mmio = __ahci_port_base(hpriv, mv); in ahci_pci_init_controller()
734 writel(0, port_mmio + PORT_IRQ_MASK); in ahci_pci_init_controller()
737 tmp = readl(port_mmio + PORT_IRQ_STAT); in ahci_pci_init_controller()
740 writel(tmp, port_mmio + PORT_IRQ_STAT); in ahci_pci_init_controller()