Home
last modified time | relevance | path

Searched refs:otg_inst (Results 1 – 25 of 39) sorted by relevance

12

/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dcn314/
Ddcn314_dccg.c60 uint32_t otg_inst, in dccg314_get_pixel_rate_div() argument
70 switch (otg_inst) { in dccg314_get_pixel_rate_div()
102 uint32_t otg_inst, in dccg314_set_pixel_rate_div() argument
116 dccg314_get_pixel_rate_div(dccg, otg_inst, &cur_k1, &cur_k2); in dccg314_set_pixel_rate_div()
120 switch (otg_inst) { in dccg314_set_pixel_rate_div()
150 uint32_t otg_inst) in dccg314_set_dtbclk_p_src() argument
159 switch (otg_inst) { in dccg314_set_dtbclk_p_src()
219 REG_WRITE(DTBCLK_DTO_MODULO[params->otg_inst], modulo); in dccg314_set_dtbclk_dto()
220 REG_WRITE(DTBCLK_DTO_PHASE[params->otg_inst], phase); in dccg314_set_dtbclk_dto()
222 REG_UPDATE(OTG_PIXEL_RATE_CNTL[params->otg_inst], in dccg314_set_dtbclk_dto()
[all …]
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dcn32/
Ddcn32_dccg.c60 uint32_t otg_inst, in dccg32_get_pixel_rate_div() argument
70 switch (otg_inst) { in dccg32_get_pixel_rate_div()
102 uint32_t otg_inst, in dccg32_set_pixel_rate_div() argument
117 dccg32_get_pixel_rate_div(dccg, otg_inst, &cur_k1, &cur_k2); in dccg32_set_pixel_rate_div()
121 switch (otg_inst) { in dccg32_set_pixel_rate_div()
151 uint32_t otg_inst) in dccg32_set_dtbclk_p_src() argument
159 switch (otg_inst) { in dccg32_set_dtbclk_p_src()
219 REG_WRITE(DTBCLK_DTO_MODULO[params->otg_inst], modulo); in dccg32_set_dtbclk_dto()
220 REG_WRITE(DTBCLK_DTO_PHASE[params->otg_inst], phase); in dccg32_set_dtbclk_dto()
222 REG_UPDATE(OTG_PIXEL_RATE_CNTL[params->otg_inst], in dccg32_set_dtbclk_dto()
[all …]
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_dccg.c109 uint32_t otg_inst) in dccg2_otg_add_pixel() argument
113 REG_UPDATE_2(OTG_PIXEL_RATE_CNTL[otg_inst], in dccg2_otg_add_pixel()
114 OTG_ADD_PIXEL[otg_inst], 0, in dccg2_otg_add_pixel()
115 OTG_DROP_PIXEL[otg_inst], 0); in dccg2_otg_add_pixel()
116 REG_UPDATE(OTG_PIXEL_RATE_CNTL[otg_inst], in dccg2_otg_add_pixel()
117 OTG_ADD_PIXEL[otg_inst], 1); in dccg2_otg_add_pixel()
121 uint32_t otg_inst) in dccg2_otg_drop_pixel() argument
125 REG_UPDATE_2(OTG_PIXEL_RATE_CNTL[otg_inst], in dccg2_otg_drop_pixel()
126 OTG_ADD_PIXEL[otg_inst], 0, in dccg2_otg_drop_pixel()
127 OTG_DROP_PIXEL[otg_inst], 0); in dccg2_otg_drop_pixel()
[all …]
Ddcn20_dccg.h313 uint32_t otg_inst);
315 uint32_t otg_inst);
Ddcn20_hubp.h361 void hubp2_vtg_sel(struct hubp *hubp, uint32_t otg_inst);
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dcn31/
Ddcn31_dccg.c97 static void dccg31_enable_dpstreamclk(struct dccg *dccg, int otg_inst) in dccg31_enable_dpstreamclk() argument
102 switch (otg_inst) { in dccg31_enable_dpstreamclk()
129 static void dccg31_disable_dpstreamclk(struct dccg *dccg, int otg_inst) in dccg31_disable_dpstreamclk() argument
138 switch (otg_inst) { in dccg31_disable_dpstreamclk()
164 int otg_inst, in dccg31_set_dpstreamclk() argument
168 dccg31_disable_dpstreamclk(dccg, otg_inst); in dccg31_set_dpstreamclk()
170 dccg31_enable_dpstreamclk(dccg, otg_inst); in dccg31_set_dpstreamclk()
580 REG_UPDATE(OTG_PIXEL_RATE_CNTL[params->otg_inst], in dccg31_set_dtbclk_dto()
581 DTBCLK_DTO_DIV[params->otg_inst], dtbdto_div); in dccg31_set_dtbclk_dto()
583 REG_WRITE(DTBCLK_DTO_MODULO[params->otg_inst], modulo); in dccg31_set_dtbclk_dto()
[all …]
Ddcn31_dccg.h210 int otg_inst,
219 uint32_t otg_inst);
223 uint32_t otg_inst);
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_hwseq.c140 static bool dmub_abm_set_pipe(struct abm *abm, uint32_t otg_inst, in dmub_abm_set_pipe() argument
150 cmd.abm_set_pipe.abm_set_pipe_data.otg_inst = otg_inst; in dmub_abm_set_pipe()
182 uint32_t otg_inst = pipe_ctx->stream_res.tg->inst; in dcn21_set_abm_immediate_disable() local
193 abm->funcs->set_pipe_ex(abm, otg_inst, SET_ABM_PIPE_IMMEDIATELY_DISABLE, in dcn21_set_abm_immediate_disable()
197 otg_inst, in dcn21_set_abm_immediate_disable()
212 uint32_t otg_inst; in dcn21_set_pipe() local
217 otg_inst = tg->inst; in dcn21_set_pipe()
226 otg_inst, in dcn21_set_pipe()
231 dmub_abm_set_pipe(abm, otg_inst, in dcn21_set_pipe()
246 uint32_t otg_inst; in dcn21_set_backlight_level() local
[all …]
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/inc/hw/
Ddccg.h79 int otg_inst; member
97 uint32_t otg_inst);
99 uint32_t otg_inst);
105 int otg_inst,
158 uint32_t otg_inst,
165 int otg_inst,
Dabm.h59 bool (*set_abm_pause)(struct abm *abm, bool pause, unsigned int panel_inst, unsigned int otg_inst);
65 unsigned int otg_inst,
Ddwb.h169 int otg_inst; member
Dhubp.h166 void (*hubp_vtg_sel)(struct hubp *hubp, uint32_t otg_inst);
Dstream_encoder.h278 uint32_t otg_inst; member
/linux-6.6.21/drivers/gpu/drm/amd/display/amdgpu_dm/
Damdgpu_dm_crtc.c80 if (acrtc->otg_inst == -1) in amdgpu_dm_crtc_set_vupdate_irq()
83 irq_source = IRQ_TYPE_VUPDATE + acrtc->otg_inst; in amdgpu_dm_crtc_set_vupdate_irq()
156 if (acrtc->otg_inst == -1) in dm_set_vblank()
472 acrtc->otg_inst = -1; in amdgpu_dm_crtc_init()
Damdgpu_dm_irq.c725 if (acrtc->otg_inst == -1) in dm_irq_state()
728 irq_source = dal_irq_type + acrtc->otg_inst; in dm_irq_state()
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dce/
Ddmub_abm.c149 uint32_t otg_inst, in dmub_abm_set_pipe_ex() argument
160 ret = dmub_abm_set_pipe(abm, otg_inst, option, panel_inst, pwrseq_inst); in dmub_abm_set_pipe_ex()
Ddmub_abm_lcd.c258 uint32_t otg_inst, in dmub_abm_set_pipe() argument
270 cmd.abm_set_pipe.abm_set_pipe_data.otg_inst = otg_inst; in dmub_abm_set_pipe()
Ddmub_abm_lcd.h47 bool dmub_abm_set_pipe(struct abm *abm, uint32_t otg_inst, uint32_t option, uint32_t panel_inst, ui…
Ddmub_replay.c179 copy_settings_data->otg_inst = pipe_ctx->stream_res.tg->inst; in dmub_replay_copy_settings()
181 copy_settings_data->otg_inst = 0; in dmub_replay_copy_settings()
Ddmub_psr.c354 copy_settings_data->otg_inst = pipe_ctx->stream_res.tg->inst; in dmub_psr_copy_settings()
356 copy_settings_data->otg_inst = 0; in dmub_psr_copy_settings()
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/
Ddm_cp_psp.h32 uint8_t otg_inst; member
/linux-6.6.21/drivers/gpu/drm/amd/display/dmub/inc/
Ddmub_cmd.h824 uint32_t otg_inst: 3; member
2184 uint8_t otg_inst; member
2815 uint8_t otg_inst; member
3061 uint8_t otg_inst; member
3287 uint8_t otg_inst; member
3569 uint8_t otg_inst; member
3610 uint8_t otg_inst; member
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dml/
Ddisplay_mode_lib.c240 dml_print("DML PARAMS: otg_inst = %d\n", pipe_dest->otg_inst); in dml_log_pipe_params()
Ddisplay_mode_structs.h529 unsigned char otg_inst; member
/linux-6.6.21/drivers/gpu/drm/amd/amdgpu/
Damdgpu_mode.h417 int otg_inst; member

12