Home
last modified time | relevance | path

Searched refs:mmUVD_VCPU_CACHE_SIZE4_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_2_5_offset.h704 #define mmUVD_VCPU_CACHE_SIZE4_BASE_IDX … macro
Dvcn_2_0_0_offset.h633 #define mmUVD_VCPU_CACHE_SIZE4_BASE_IDX … macro
Dvcn_3_0_0_offset.h1080 #define mmUVD_VCPU_CACHE_SIZE4_BASE_IDX … macro