Home
last modified time | relevance | path

Searched refs:mmUVD_SEMA_ADDR_HIGH_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h135 #define mmUVD_SEMA_ADDR_HIGH_BASE_IDX … macro
Dvcn_2_5_offset.h810 #define mmUVD_SEMA_ADDR_HIGH_BASE_IDX … macro
Dvcn_2_0_0_offset.h807 #define mmUVD_SEMA_ADDR_HIGH_BASE_IDX … macro
Dvcn_3_0_0_offset.h1196 #define mmUVD_SEMA_ADDR_HIGH_BASE_IDX … macro