Home
last modified time | relevance | path

Searched refs:mmUVD_DPG_VCPU_CACHE_OFFSET0_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_offset.h47 #define mmUVD_DPG_VCPU_CACHE_OFFSET0_BASE_IDX … macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_offset.h77 #define mmUVD_DPG_VCPU_CACHE_OFFSET0_BASE_IDX … macro
Dvcn_2_5_offset.h452 #define mmUVD_DPG_VCPU_CACHE_OFFSET0_BASE_IDX … macro
Dvcn_2_0_0_offset.h437 #define mmUVD_DPG_VCPU_CACHE_OFFSET0_BASE_IDX … macro
Dvcn_3_0_0_offset.h728 #define mmUVD_DPG_VCPU_CACHE_OFFSET0_BASE_IDX … macro