Home
last modified time | relevance | path

Searched refs:mmSQ_UTCL1_CNTL2_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h426 #define mmSQ_UTCL1_CNTL2_BASE_IDX … macro
Dgc_9_1_offset.h420 #define mmSQ_UTCL1_CNTL2_BASE_IDX … macro
Dgc_9_2_1_offset.h416 #define mmSQ_UTCL1_CNTL2_BASE_IDX … macro