Home
last modified time | relevance | path

Searched refs:mmSQ_EDC_SEC_CNT (Results 1 – 8 of 8) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_4_1_offset.h162 #define mmSQ_EDC_SEC_CNT macro
Dgc_9_0_offset.h563 #define mmSQ_EDC_SEC_CNT macro
Dgc_9_1_offset.h557 #define mmSQ_EDC_SEC_CNT macro
/linux-6.6.21/drivers/gpu/drm/amd/amdgpu/
Dgfx_v9_4.c63 { SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_SEC_CNT), 0, 8, 16 },
Dgfx_v8_0.c1481 mmSQ_EDC_SEC_CNT,
Dgfx_v9_0.c4276 { SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_SEC_CNT), 0, 4, 16},
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_8_0_d.h2097 #define mmSQ_EDC_SEC_CNT 0x23a1 macro
Dgfx_8_1_d.h2065 #define mmSQ_EDC_SEC_CNT 0x23a1 macro