Home
last modified time | relevance | path

Searched refs:mmSQC_DCACHE_UTCL1_CNTL1 (Results 1 – 3 of 3) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h657 #define mmSQC_DCACHE_UTCL1_CNTL1 … macro
Dgc_9_1_offset.h651 #define mmSQC_DCACHE_UTCL1_CNTL1 … macro
Dgc_9_2_1_offset.h629 #define mmSQC_DCACHE_UTCL1_CNTL1 … macro