Home
last modified time | relevance | path

Searched refs:mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI (Results 1 – 10 of 10) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_offset.h430 #define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI macro
Dsdma0_4_0_offset.h518 #define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI 0x01d2 macro
Dsdma0_4_2_2_offset.h518 #define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI macro
Dsdma0_4_2_offset.h514 #define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_2_4_d.h248 #define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI 0x3586 macro
Doss_3_0_1_d.h297 #define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI 0x3586 macro
Doss_2_0_d.h297 #define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI 0x3586 macro
Doss_3_0_d.h416 #define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI 0x3586 macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_offset.h508 #define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI macro
Dgc_10_3_0_offset.h512 #define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI macro