Home
last modified time | relevance | path

Searched refs:mmIH_RB_WPTR_ADDR_HI (Results 1 – 16 of 16) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_1_0_d.h234 #define mmIH_RB_WPTR_ADDR_HI 0x0F84 macro
Dosssys_4_0_1_offset.h130 #define mmIH_RB_WPTR_ADDR_HI macro
Dosssys_4_0_offset.h130 #define mmIH_RB_WPTR_ADDR_HI macro
Dosssys_4_2_0_offset.h132 #define mmIH_RB_WPTR_ADDR_HI macro
Dosssys_5_0_0_offset.h130 #define mmIH_RB_WPTR_ADDR_HI macro
Doss_2_4_d.h47 #define mmIH_RB_WPTR_ADDR_HI 0xe34 macro
Doss_3_0_1_d.h47 #define mmIH_RB_WPTR_ADDR_HI 0xe34 macro
Doss_2_0_d.h47 #define mmIH_RB_WPTR_ADDR_HI 0xf84 macro
Doss_3_0_d.h47 #define mmIH_RB_WPTR_ADDR_HI 0xe34 macro
/linux-6.6.21/drivers/gpu/drm/amd/amdgpu/
Dcik_ih.c137 WREG32(mmIH_RB_WPTR_ADDR_HI, upper_32_bits(ih->wptr_addr) & 0xFF); in cik_ih_irq_init()
Diceland_ih.c139 WREG32(mmIH_RB_WPTR_ADDR_HI, upper_32_bits(ih->wptr_addr) & 0xFF); in iceland_ih_irq_init()
Dcz_ih.c139 WREG32(mmIH_RB_WPTR_ADDR_HI, upper_32_bits(ih->wptr_addr) & 0xFF); in cz_ih_irq_init()
Dtonga_ih.c139 WREG32(mmIH_RB_WPTR_ADDR_HI, upper_32_bits(ih->wptr_addr) & 0xFF); in tonga_ih_irq_init()
Dvega10_ih.c60 ih_regs->ih_rb_wptr_addr_hi = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_WPTR_ADDR_HI); in vega10_ih_init_register_offset()
Dvega20_ih.c68 ih_regs->ih_rb_wptr_addr_hi = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_WPTR_ADDR_HI); in vega20_ih_init_register_offset()
Dnavi10_ih.c62 ih_regs->ih_rb_wptr_addr_hi = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_WPTR_ADDR_HI); in navi10_ih_init_register_offset()