Home
last modified time | relevance | path

Searched refs:mmDP_AUX1_AUX_SW_CONTROL (Results 1 – 14 of 14) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h3456 #define mmDP_AUX1_AUX_SW_CONTROL 0x1895 macro
Ddce_8_0_d.h4188 #define mmDP_AUX1_AUX_SW_CONTROL 0x1895 macro
Ddce_10_0_d.h4836 #define mmDP_AUX1_AUX_SW_CONTROL 0x5c1d macro
Ddce_11_0_d.h4915 #define mmDP_AUX1_AUX_SW_CONTROL 0x5c1d macro
Ddce_11_2_d.h6177 #define mmDP_AUX1_AUX_SW_CONTROL 0x5c1d macro
Ddce_12_0_offset.h9840 #define mmDP_AUX1_AUX_SW_CONTROL macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_3_offset.h5256 #define mmDP_AUX1_AUX_SW_CONTROL macro
Ddcn_3_0_3_offset.h4725 #define mmDP_AUX1_AUX_SW_CONTROL macro
Ddcn_3_0_1_offset.h7614 #define mmDP_AUX1_AUX_SW_CONTROL macro
Ddcn_2_1_0_offset.h9505 #define mmDP_AUX1_AUX_SW_CONTROL macro
Ddcn_1_0_offset.h7955 #define mmDP_AUX1_AUX_SW_CONTROL macro
Ddcn_3_0_2_offset.h9181 #define mmDP_AUX1_AUX_SW_CONTROL macro
Ddcn_2_0_0_offset.h10558 #define mmDP_AUX1_AUX_SW_CONTROL macro
Ddcn_3_0_0_offset.h10275 #define mmDP_AUX1_AUX_SW_CONTROL macro