Home
last modified time | relevance | path

Searched refs:mmDPG_WATERMARK_MASK_CONTROL (Results 1 – 8 of 8) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dce80/
Ddce80_resource.c117 - mmDPG_WATERMARK_MASK_CONTROL),
123 - mmDPG_WATERMARK_MASK_CONTROL),
129 - mmDPG_WATERMARK_MASK_CONTROL),
135 - mmDPG_WATERMARK_MASK_CONTROL),
141 - mmDPG_WATERMARK_MASK_CONTROL),
147 - mmDPG_WATERMARK_MASK_CONTROL),
/linux-6.6.21/drivers/gpu/drm/amd/amdgpu/
Ddce_v8_0.c1061 wm_mask = RREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset); in dce_v8_0_program_watermarks()
1065 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v8_0_program_watermarks()
1070 tmp = RREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset); in dce_v8_0_program_watermarks()
1073 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v8_0_program_watermarks()
1078 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, wm_mask); in dce_v8_0_program_watermarks()
Ddce_v10_0.c1122 wm_mask = RREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset); in dce_v10_0_program_watermarks()
1124 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v10_0_program_watermarks()
1131 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v10_0_program_watermarks()
1137 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, wm_mask); in dce_v10_0_program_watermarks()
Ddce_v11_0.c1154 wm_mask = RREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset); in dce_v11_0_program_watermarks()
1156 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v11_0_program_watermarks()
1163 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, tmp); in dce_v11_0_program_watermarks()
1169 WREG32(mmDPG_WATERMARK_MASK_CONTROL + amdgpu_crtc->crtc_offset, wm_mask); in dce_v11_0_program_watermarks()
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_8_0_d.h5180 #define mmDPG_WATERMARK_MASK_CONTROL 0x1b32 macro
Ddce_10_0_d.h6393 #define mmDPG_WATERMARK_MASK_CONTROL 0x1b32 macro
Ddce_11_0_d.h6516 #define mmDPG_WATERMARK_MASK_CONTROL 0x1b32 macro
Ddce_11_2_d.h7814 #define mmDPG_WATERMARK_MASK_CONTROL 0x1b32 macro