Home
last modified time | relevance | path

Searched refs:mmDIG1_DIG_LANE_ENABLE (Results 1 – 14 of 14) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h2613 #define mmDIG1_DIG_LANE_ENABLE 0x1F8D macro
Ddce_8_0_d.h3497 #define mmDIG1_DIG_LANE_ENABLE 0x1f8d macro
Ddce_10_0_d.h4286 #define mmDIG1_DIG_LANE_ENABLE 0x4b79 macro
Ddce_11_0_d.h4229 #define mmDIG1_DIG_LANE_ENABLE 0x4b79 macro
Ddce_11_2_d.h5460 #define mmDIG1_DIG_LANE_ENABLE 0x4b79 macro
Ddce_12_0_offset.h10472 #define mmDIG1_DIG_LANE_ENABLE … macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_2_0_3_offset.h5772 #define mmDIG1_DIG_LANE_ENABLE … macro
Ddcn_3_0_3_offset.h5284 #define mmDIG1_DIG_LANE_ENABLE … macro
Ddcn_3_0_1_offset.h8250 #define mmDIG1_DIG_LANE_ENABLE … macro
Ddcn_2_1_0_offset.h10167 #define mmDIG1_DIG_LANE_ENABLE … macro
Ddcn_1_0_offset.h8649 #define mmDIG1_DIG_LANE_ENABLE … macro
Ddcn_3_0_2_offset.h9866 #define mmDIG1_DIG_LANE_ENABLE … macro
Ddcn_2_0_0_offset.h11260 #define mmDIG1_DIG_LANE_ENABLE … macro
Ddcn_3_0_0_offset.h11002 #define mmDIG1_DIG_LANE_ENABLE … macro