Home
last modified time | relevance | path

Searched refs:mmD4VGA_CONTROL (Results 1 – 19 of 19) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dce120/
Ddce120_timing_generator.c404 offset = mmD4VGA_CONTROL - mmD1VGA_CONTROL; in dce120_timing_generator_disable_vga()
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dce110/
Ddce110_timing_generator.c1816 addr = mmD4VGA_CONTROL; in dce110_timing_generator_disable_vga()
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h1044 #define mmD4VGA_CONTROL 0x00F9 macro
Ddce_8_0_d.h5147 #define mmD4VGA_CONTROL 0xf9 macro
Ddce_10_0_d.h6030 #define mmD4VGA_CONTROL 0xf9 macro
Ddce_11_0_d.h6107 #define mmD4VGA_CONTROL 0xf9 macro
Ddce_11_2_d.h7781 #define mmD4VGA_CONTROL 0xf9 macro
Ddce_12_0_offset.h642 #define mmD4VGA_CONTROL … macro
/linux-6.6.21/drivers/gpu/drm/amd/amdgpu/
Ddce_v6_0.c1784 mmD4VGA_CONTROL,
Ddce_v8_0.c1744 mmD4VGA_CONTROL,
Ddce_v10_0.c1811 mmD4VGA_CONTROL,
Ddce_v11_0.c1861 mmD4VGA_CONTROL,
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_offset.h105 #define mmD4VGA_CONTROL … macro
Ddcn_3_0_1_offset.h188 #define mmD4VGA_CONTROL … macro
Ddcn_2_1_0_offset.h140 #define mmD4VGA_CONTROL … macro
Ddcn_1_0_offset.h452 #define mmD4VGA_CONTROL … macro
Ddcn_3_0_2_offset.h120 #define mmD4VGA_CONTROL … macro
Ddcn_2_0_0_offset.h120 #define mmD4VGA_CONTROL … macro
Ddcn_3_0_0_offset.h102 #define mmD4VGA_CONTROL … macro