Home
last modified time | relevance | path

Searched refs:mmCP_INT_CNTL_RING1_BASE_IDX (Results 1 – 5 of 5) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h2471 #define mmCP_INT_CNTL_RING1_BASE_IDX … macro
Dgc_9_1_offset.h2748 #define mmCP_INT_CNTL_RING1_BASE_IDX … macro
Dgc_9_2_1_offset.h2686 #define mmCP_INT_CNTL_RING1_BASE_IDX … macro
Dgc_10_1_0_offset.h4810 #define mmCP_INT_CNTL_RING1_BASE_IDX … macro
Dgc_10_3_0_offset.h4463 #define mmCP_INT_CNTL_RING1_BASE_IDX … macro