| /linux-6.6.21/tools/testing/selftests/drivers/net/mlxsw/ |
| D | ethtool_lanes.sh | 55 local max_lanes=$1; shift
59 local unsupported_lanes=$((max_lanes *= 2))
73 local max_lanes
110 local max_lanes
115 max_lanes=${max_values[1]}
117 lanes=$max_lanes
134 check_unsupported_lanes $swp1 $max_speed $max_lanes 1
147 local max_lanes
152 max_lanes=${max_values[1]}
154 lanes=$max_lanes
[all …]
|
| /linux-6.6.21/tools/testing/selftests/net/ |
| D | devlink_port_split.py | 158 max_lanes = get_max_lanes(port)
162 if max_lanes != lanes:
164 % (port, lanes, max_lanes))
280 max_lanes = get_max_lanes(port.name)
283 if max_lanes == 0:
287 elif max_lanes == 1:
290 split_unsplittable_port(port, max_lanes)
294 lane = max_lanes
298 split_splittable_port(port, lane, max_lanes, dev)
|
| /linux-6.6.21/drivers/media/platform/cadence/ |
| D | cdns-csi2rx.c | 85 u8 max_lanes; member
158 for (i = csi2rx->num_lanes; i < csi2rx->max_lanes; i++) { in csi2rx_start()
160 csi2rx->max_lanes); in csi2rx_start()
394 csi2rx->max_lanes = dev_cfg & 7; in csi2rx_get_resources()
395 if (csi2rx->max_lanes > CSI2RX_LANES_MAX) { in csi2rx_get_resources()
397 csi2rx->max_lanes); in csi2rx_get_resources()
470 if (csi2rx->num_lanes > csi2rx->max_lanes) { in csi2rx_parse_dt()
541 csi2rx->num_lanes, csi2rx->max_lanes, csi2rx->max_streams, in csi2rx_probe()
|
| D | cdns-csi2tx.c | 117 unsigned int max_lanes; member
466 csi2tx->max_lanes = dev_cfg & CSI2TX_DEVICE_CONFIG_LANES_MASK; in csi2tx_get_resources()
467 if (csi2tx->max_lanes > CSI2TX_LANES_MAX) { in csi2tx_get_resources()
469 csi2tx->max_lanes); in csi2tx_get_resources()
521 if (csi2tx->num_lanes > csi2tx->max_lanes) { in csi2tx_check_lanes()
628 csi2tx->num_lanes, csi2tx->max_lanes, csi2tx->max_streams, in csi2tx_probe()
|
| /linux-6.6.21/drivers/gpu/drm/rockchip/ |
| D | cdn-dp-reg.c | 539 dp->max_lanes = status[1]; in cdn_dp_get_training_status()
564 dp->max_lanes); in cdn_dp_train_link()
662 do_div(symbol, dp->max_lanes * link_rate * 8); in cdn_dp_config_video()
668 mode->clock, dp->max_lanes, link_rate); in cdn_dp_config_video()
682 val /= (dp->max_lanes * link_rate); in cdn_dp_config_video()
835 if (dp->max_lanes == 1) in cdn_dp_audio_config_i2s()
|
| D | cdn-dp-core.h | 98 u8 max_lanes; member
|
| D | cdn-dp-core.c | 489 dp->max_lanes = 0; in cdn_dp_disable()
582 if (!port || !dp->max_rate || !dp->max_lanes) in cdn_dp_check_link_status()
988 unsigned int lanes = dp->max_lanes; in cdn_dp_pd_event_work()
1001 (rate != dp->max_rate || lanes != dp->max_lanes)) { in cdn_dp_pd_event_work()
|
| /linux-6.6.21/drivers/gpu/drm/tegra/ |
| D | dp.c | 43 link->max_lanes = 0; in drm_dp_link_reset()
184 link->max_lanes = drm_dp_max_lane_count(dpcd); in drm_dp_link_probe()
233 link->lanes = link->max_lanes; in drm_dp_link_probe()
402 for (i = 0; i < ARRAY_SIZE(lanes) && lanes[i] <= link->max_lanes; i++) { in drm_dp_link_choose()
|
| D | dp.h | 125 unsigned int max_lanes; member
|
| /linux-6.6.21/drivers/gpu/drm/xlnx/ |
| D | zynqmp_dp.c | 247 u8 max_lanes; member
558 u8 max_lanes = dp->link_config.max_lanes; in zynqmp_dp_mode_configure() local
580 for (lane_cnt = 1; lane_cnt <= max_lanes; lane_cnt <<= 1) { in zynqmp_dp_mode_configure()
1382 dp->link_config.max_lanes, dp->config.bpp); in zynqmp_dp_bridge_mode_valid()
1428 dp->link_config.max_lanes, dp->config.bpp); in zynqmp_dp_bridge_atomic_enable()
1550 link_config->max_lanes = min_t(u8, in zynqmp_dp_bridge_detect()
|
| /linux-6.6.21/drivers/gpu/drm/i915/display/ |
| D | intel_dp.c | 295 int max_lanes = dig_port->max_lanes; in intel_dp_max_source_lane_count() local
298 max_lanes = min(max_lanes, vbt_max_lanes); in intel_dp_max_source_lane_count()
300 return max_lanes; in intel_dp_max_source_lane_count()
363 intel_dp_max_data_rate(int max_link_rate, int max_lanes) in intel_dp_max_data_rate() argument
387 return max_link_rate * max_lanes; in intel_dp_max_data_rate()
1123 int max_rate, mode_rate, max_lanes, max_link_clock; in intel_dp_mode_valid() local
1160 max_lanes = intel_dp_max_lane_count(intel_dp); in intel_dp_mode_valid()
1162 max_rate = intel_dp_max_data_rate(max_link_clock, max_lanes); in intel_dp_mode_valid()
1188 max_lanes, in intel_dp_mode_valid()
2659 int max_lanes, rate_per_lane; in intel_dp_hdmi_sink_max_frl() local
[all …]
|
| D | intel_dp.h | 91 int intel_dp_max_data_rate(int max_link_rate, int max_lanes);
|
| D | intel_tc.c | 584 int max_lanes; in tc_phy_verify_legacy_or_dp_alt_mode() local
586 max_lanes = intel_tc_port_fia_max_lane_count(dig_port); in tc_phy_verify_legacy_or_dp_alt_mode()
588 drm_WARN_ON(&i915->drm, max_lanes != 4); in tc_phy_verify_legacy_or_dp_alt_mode()
604 if (max_lanes < required_lanes) { in tc_phy_verify_legacy_or_dp_alt_mode()
608 max_lanes, required_lanes); in tc_phy_verify_legacy_or_dp_alt_mode()
|
| D | intel_dp_mst.c | 911 int max_rate, mode_rate, max_lanes, max_link_clock; in intel_dp_mst_mode_valid_ctx() local
933 max_lanes = intel_dp_max_lane_count(intel_dp); in intel_dp_mst_mode_valid_ctx()
935 max_rate = intel_dp_max_data_rate(max_link_clock, max_lanes); in intel_dp_mst_mode_valid_ctx()
979 max_lanes, in intel_dp_mst_mode_valid_ctx()
|
| D | intel_ddi.c | 1062 if (encoder->port == PORT_A && dig_port->max_lanes == 4) in skl_ddi_set_iboost()
4520 int max_lanes = 4; in intel_ddi_max_lanes() local
4523 return max_lanes; in intel_ddi_max_lanes()
4527 max_lanes = port == PORT_A ? 4 : 0; in intel_ddi_max_lanes()
4530 max_lanes = 2; in intel_ddi_max_lanes()
4542 max_lanes = 4; in intel_ddi_max_lanes()
4545 return max_lanes; in intel_ddi_max_lanes()
4975 dig_port->max_lanes = intel_ddi_max_lanes(dig_port); in intel_ddi_init()
|
| D | g4x_hdmi.c | 774 dig_port->max_lanes = 4; in g4x_hdmi_init()
|
| D | intel_display_types.h | 1834 u8 max_lanes; member
|
| D | g4x_dp.c | 1356 dig_port->max_lanes = 4; in g4x_dp_init()
|
| D | intel_hdmi.c | 3034 if (drm_WARN(dev, dig_port->max_lanes < 4, in intel_hdmi_init_connector()
3036 dig_port->max_lanes, intel_encoder->base.base.id, in intel_hdmi_init_connector()
|
| /linux-6.6.21/include/drm/ |
| D | drm_connector.h | 278 u8 max_lanes; member
320 u8 max_lanes; member
|
| /linux-6.6.21/drivers/gpu/drm/gma500/ |
| D | cdv_intel_dp.c | 371 cdv_intel_dp_max_data_rate(int max_link_clock, int max_lanes) in cdv_intel_dp_max_data_rate() argument
373 return (max_link_clock * max_lanes * 19) / 20; in cdv_intel_dp_max_data_rate()
513 int max_lanes = cdv_intel_dp_max_lane_count(encoder); in cdv_intel_dp_mode_valid() local
527 > cdv_intel_dp_max_data_rate(max_link_clock, max_lanes))) in cdv_intel_dp_mode_valid()
532 > cdv_intel_dp_max_data_rate(max_link_clock, max_lanes)) in cdv_intel_dp_mode_valid()
|
| /linux-6.6.21/drivers/gpu/drm/mediatek/ |
| D | mtk_dp.c | 105 u8 max_lanes; member
1320 mtk_dp->train_info.lane_count = mtk_dp->max_lanes; in mtk_dp_initialize_priv_data()
1702 lane_count = min_t(u8, mtk_dp->max_lanes, in mtk_dp_training()
1974 mtk_dp->max_lanes = len; in mtk_dp_dt_parse()
2301 mtk_dp->max_lanes); in mtk_dp_bridge_mode_valid()
2347 mtk_dp->max_lanes); in mtk_dp_bridge_atomic_get_input_bus_fmts()
|
| /linux-6.6.21/drivers/gpu/drm/ |
| D | drm_edid.c | 5957 void drm_get_max_frl_rate(int max_frl_rate, u8 *max_lanes, u8 *max_rate_per_lane) in drm_get_max_frl_rate() argument
5961 *max_lanes = 3; in drm_get_max_frl_rate()
5965 *max_lanes = 3; in drm_get_max_frl_rate()
5969 *max_lanes = 4; in drm_get_max_frl_rate()
5973 *max_lanes = 4; in drm_get_max_frl_rate()
5977 *max_lanes = 4; in drm_get_max_frl_rate()
5981 *max_lanes = 4; in drm_get_max_frl_rate()
5986 *max_lanes = 0; in drm_get_max_frl_rate()
6027 drm_get_max_frl_rate(dsc_max_frl_rate, &hdmi_dsc->max_lanes, in drm_parse_dsc_info()
6121 drm_get_max_frl_rate(max_frl_rate, &hdmi->max_lanes, in drm_parse_hdmi_forum_scds()
|
| /linux-6.6.21/drivers/gpu/drm/bridge/analogix/ |
| D | analogix_dp_core.c | 642 u32 max_lanes, u32 max_rate) in analogix_dp_full_link_train() argument
672 if (dp->link_train.lane_count > max_lanes) in analogix_dp_full_link_train()
673 dp->link_train.lane_count = max_lanes; in analogix_dp_full_link_train()
|
| /linux-6.6.21/drivers/gpu/drm/display/ |
| D | drm_dp_helper.c | 2586 u8 max_lanes = dp_lttpr_common_cap(caps, DP_MAX_LANE_COUNT_PHY_REPEATER); in drm_dp_lttpr_max_lane_count() local
2588 return max_lanes & DP_MAX_LANE_COUNT_MASK; in drm_dp_lttpr_max_lane_count()
3168 for (i = 0; i < hdmi->max_lanes; i++) { in drm_dp_pcon_hdmi_frl_link_error_count()
|