Home
last modified time | relevance | path

Searched refs:lane_base (Results 1 – 5 of 5) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/msm/dsi/phy/
Ddsi_phy_10nm.c735 void __iomem *lane_base = phy->lane_base; in dsi_phy_hw_v3_0_config_lpcdrx() local
743 dsi_phy_write(lane_base + in dsi_phy_hw_v3_0_config_lpcdrx()
746 dsi_phy_write(lane_base + in dsi_phy_hw_v3_0_config_lpcdrx()
754 void __iomem *lane_base = phy->lane_base; in dsi_phy_hw_v3_0_lane_settings() local
762 dsi_phy_write(lane_base + REG_DSI_10nm_PHY_LN_LPTX_STR_CTRL(i), in dsi_phy_hw_v3_0_lane_settings()
769 dsi_phy_write(lane_base + REG_DSI_10nm_PHY_LN_LPRX_CTRL(i), 0); in dsi_phy_hw_v3_0_lane_settings()
770 dsi_phy_write(lane_base + REG_DSI_10nm_PHY_LN_PIN_SWAP(i), 0x0); in dsi_phy_hw_v3_0_lane_settings()
771 dsi_phy_write(lane_base + REG_DSI_10nm_PHY_LN_HSTX_STR_CTRL(i), in dsi_phy_hw_v3_0_lane_settings()
779 dsi_phy_write(lane_base + REG_DSI_10nm_PHY_LN_CFG0(i), 0x0); in dsi_phy_hw_v3_0_lane_settings()
780 dsi_phy_write(lane_base + REG_DSI_10nm_PHY_LN_CFG1(i), 0x0); in dsi_phy_hw_v3_0_lane_settings()
[all …]
Ddsi_phy_7nm.c803 void __iomem *lane_base = phy->lane_base; in dsi_phy_hw_v4_0_config_lpcdrx() local
811 dsi_phy_write(lane_base + in dsi_phy_hw_v4_0_config_lpcdrx()
814 dsi_phy_write(lane_base + in dsi_phy_hw_v4_0_config_lpcdrx()
824 void __iomem *lane_base = phy->lane_base; in dsi_phy_hw_v4_0_lane_settings() local
836 dsi_phy_write(lane_base + REG_DSI_7nm_PHY_LN_LPRX_CTRL(i), 0); in dsi_phy_hw_v4_0_lane_settings()
837 dsi_phy_write(lane_base + REG_DSI_7nm_PHY_LN_PIN_SWAP(i), 0x0); in dsi_phy_hw_v4_0_lane_settings()
844 dsi_phy_write(lane_base + REG_DSI_7nm_PHY_LN_CFG0(i), 0x0); in dsi_phy_hw_v4_0_lane_settings()
845 dsi_phy_write(lane_base + REG_DSI_7nm_PHY_LN_CFG1(i), 0x0); in dsi_phy_hw_v4_0_lane_settings()
846 dsi_phy_write(lane_base + REG_DSI_7nm_PHY_LN_CFG2(i), i == 4 ? 0x8a : 0xa); in dsi_phy_hw_v4_0_lane_settings()
847 dsi_phy_write(lane_base + REG_DSI_7nm_PHY_LN_TX_DCTRL(i), tx_dctrl[i]); in dsi_phy_hw_v4_0_lane_settings()
Ddsi_phy_14nm.c910 void __iomem *base = phy->lane_base; in dsi_14nm_dphy_set_timing()
951 void __iomem *lane_base = phy->lane_base; in dsi_14nm_phy_enable() local
970 dsi_phy_write(lane_base + REG_DSI_14nm_PHY_LN_VREG_CNTRL(i), in dsi_14nm_phy_enable()
973 dsi_phy_write(lane_base + in dsi_14nm_phy_enable()
975 dsi_phy_write(lane_base + in dsi_14nm_phy_enable()
979 dsi_phy_write(lane_base + REG_DSI_14nm_PHY_LN_CFG3(i), in dsi_14nm_phy_enable()
981 dsi_phy_write(lane_base + REG_DSI_14nm_PHY_LN_CFG2(i), 0x10); in dsi_14nm_phy_enable()
982 dsi_phy_write(lane_base + REG_DSI_14nm_PHY_LN_TEST_DATAPATH(i), in dsi_14nm_phy_enable()
984 dsi_phy_write(lane_base + REG_DSI_14nm_PHY_LN_TEST_STR(i), in dsi_14nm_phy_enable()
Ddsi_phy.c664 phy->lane_base = msm_ioremap_size(pdev, "dsi_phy_lane", &phy->lane_size); in dsi_phy_driver_probe()
665 if (IS_ERR(phy->lane_base)) in dsi_phy_driver_probe()
666 return dev_err_probe(dev, PTR_ERR(phy->lane_base), in dsi_phy_driver_probe()
868 if (phy->lane_base) in msm_dsi_phy_snapshot()
870 phy->lane_size, phy->lane_base, in msm_dsi_phy_snapshot()
Ddsi_phy.h100 void __iomem *lane_base; member