Searched refs:irq_enable_mask (Results 1 – 9 of 9) sorted by relevance
/linux-6.6.21/arch/mips/sgi-ip30/ |
D | ip30-irq.c | 27 static DEFINE_PER_CPU(unsigned long, irq_enable_mask); 147 unsigned long *mask = &per_cpu(irq_enable_mask, hd->cpu); in ip30_mask_heart_irq() 156 unsigned long *mask = &per_cpu(irq_enable_mask, hd->cpu); in ip30_mask_and_ack_heart_irq() 166 unsigned long *mask = &per_cpu(irq_enable_mask, hd->cpu); in ip30_unmask_heart_irq() 250 unsigned long *mask = &per_cpu(irq_enable_mask, cpu); in ip30_install_ipi() 281 mask = &per_cpu(irq_enable_mask, 0); in arch_init_irq() 284 mask = &per_cpu(irq_enable_mask, 1); in arch_init_irq()
|
/linux-6.6.21/arch/mips/sgi-ip27/ |
D | ip27-irq.c | 33 static DEFINE_PER_CPU(unsigned long [2], irq_enable_mask); 53 unsigned long *mask = per_cpu(irq_enable_mask, hd->cpu); in enable_hub_irq() 63 unsigned long *mask = per_cpu(irq_enable_mask, hd->cpu); in disable_hub_irq() 190 unsigned long *mask = per_cpu(irq_enable_mask, cpu); in ip27_do_irq_mask0() 230 unsigned long *mask = per_cpu(irq_enable_mask, cpu); in ip27_do_irq_mask1() 253 unsigned long *mask = per_cpu(irq_enable_mask, cpu); in install_ipi()
|
/linux-6.6.21/drivers/gpu/drm/i915/gt/ |
D | gen2_engine_cs.c | 297 i915->irq_mask &= ~engine->irq_enable_mask; in gen2_irq_enable() 306 i915->irq_mask |= engine->irq_enable_mask; in gen2_irq_disable() 312 engine->i915->irq_mask &= ~engine->irq_enable_mask; in gen3_irq_enable() 319 engine->i915->irq_mask |= engine->irq_enable_mask; in gen3_irq_disable() 325 gen5_gt_enable_irq(engine->gt, engine->irq_enable_mask); in gen5_irq_enable() 330 gen5_gt_disable_irq(engine->gt, engine->irq_enable_mask); in gen5_irq_disable()
|
D | gen6_engine_cs.c | 428 ~(engine->irq_enable_mask | engine->irq_keep_mask)); in gen6_irq_enable() 433 gen5_gt_enable_irq(engine->gt, engine->irq_enable_mask); in gen6_irq_enable() 439 gen5_gt_disable_irq(engine->gt, engine->irq_enable_mask); in gen6_irq_disable() 444 ENGINE_WRITE(engine, RING_IMR, ~engine->irq_enable_mask); in hsw_irq_enable_vecs() 449 gen6_gt_pm_unmask_irq(engine->gt, engine->irq_enable_mask); in hsw_irq_enable_vecs() 455 gen6_gt_pm_mask_irq(engine->gt, engine->irq_enable_mask); in hsw_irq_disable_vecs()
|
D | intel_ring_submission.c | 1170 engine->irq_enable_mask = GT_RENDER_USER_INTERRUPT; in setup_rcs() 1185 engine->irq_enable_mask = I915_USER_INTERRUPT; in setup_rcs() 1201 engine->irq_enable_mask = GT_BSD_USER_INTERRUPT; in setup_vcs() 1210 engine->irq_enable_mask = ILK_BSD_USER_INTERRUPT; in setup_vcs() 1212 engine->irq_enable_mask = I915_BSD_USER_INTERRUPT; in setup_vcs() 1221 engine->irq_enable_mask = GT_BLT_USER_INTERRUPT; in setup_bcs() 1236 engine->irq_enable_mask = PM_VEBOX_USER_INTERRUPT; in setup_vecs()
|
D | intel_engine_types.h | 487 u32 irq_enable_mask; /* bitmask to enable ring interrupt */ member
|
D | intel_execlists_submission.c | 3264 ~(engine->irq_enable_mask | engine->irq_keep_mask)); in gen8_logical_ring_enable_irq() 3515 engine->irq_enable_mask = GT_RENDER_USER_INTERRUPT << shift; in logical_ring_default_irqs()
|
/linux-6.6.21/drivers/pinctrl/ |
D | pinctrl-single.c | 140 unsigned irq_enable_mask; member 697 if (pcs_soc->irq_enable_mask) { in pcs_add_pin() 701 if (val & pcs_soc->irq_enable_mask) { in pcs_add_pin() 704 val &= ~pcs_soc->irq_enable_mask; in pcs_add_pin() 1408 soc_mask = pcs_soc->irq_enable_mask; in pcs_irq_set() 1579 if (!pcs_soc->irq_enable_mask || in pcs_irq_init_chained_handler() 1942 .irq_enable_mask = (1 << 14), /* OMAP_WAKEUP_EN */ 1947 .irq_enable_mask = (1 << 24), /* WAKEUPENABLE */ 1953 .irq_enable_mask = (1 << 29), /* OMAP_WAKEUP_EN */ 1959 .irq_enable_mask = (1 << 29), /* WKUP_EN */
|
/linux-6.6.21/drivers/dma/ti/ |
D | omap-dma.c | 59 uint32_t irq_enable_mask; member 639 status &= od->irq_enable_mask; in omap_dma_irq() 732 od->irq_enable_mask |= val; in omap_dma_alloc_chan_resources() 733 omap_dma_glbl_write(od, IRQENABLE_L1, od->irq_enable_mask); in omap_dma_alloc_chan_resources() 767 od->irq_enable_mask &= ~BIT(c->dma_ch); in omap_dma_free_chan_resources() 768 omap_dma_glbl_write(od, IRQENABLE_L1, od->irq_enable_mask); in omap_dma_free_chan_resources() 1778 od->irq_enable_mask = 0; in omap_dma_probe()
|