| /linux-6.6.21/drivers/gpu/drm/i915/gvt/ |
| D | dmabuf.c | 292 gvt_vgpu_err("invalid tiling mode: %x\n", p.tiled); in vgpu_get_plane_info()
316 gvt_vgpu_err("invalid plane id:%d\n", plane_id); in vgpu_get_plane_info()
322 gvt_vgpu_err("fb size is zero\n"); in vgpu_get_plane_info()
327 gvt_vgpu_err("Not aligned fb address:0x%llx\n", info->start); in vgpu_get_plane_info()
332 gvt_vgpu_err("invalid gma addr\n"); in vgpu_get_plane_info()
450 gvt_vgpu_err("alloc dmabuf_obj failed\n"); in intel_vgpu_query_plane()
458 gvt_vgpu_err("allocate intel vgpu fb info failed\n"); in intel_vgpu_query_plane()
513 gvt_vgpu_err("invalid dmabuf id:%d\n", dmabuf_id); in intel_vgpu_get_dmabuf()
520 gvt_vgpu_err("create gvt gem obj failed\n"); in intel_vgpu_get_dmabuf()
529 gvt_vgpu_err("export dma-buf failed\n"); in intel_vgpu_get_dmabuf()
[all …]
|
| D | fb_decoder.c | 228 gvt_vgpu_err("Out-of-bounds pixel format index\n"); in intel_vgpu_decode_primary_plane()
242 gvt_vgpu_err("Non-supported pixel format (0x%x)\n", fmt); in intel_vgpu_decode_primary_plane()
254 gvt_vgpu_err("Translate primary plane gma 0x%x to gpa fail\n", in intel_vgpu_decode_primary_plane()
354 gvt_vgpu_err("Non-supported cursor mode (0x%x)\n", mode); in intel_vgpu_decode_cursor_plane()
377 gvt_vgpu_err("Translate cursor plane gma 0x%x to gpa fail\n", in intel_vgpu_decode_cursor_plane()
436 gvt_vgpu_err("Non-supported pixel format (0x%x)\n", fmt); in intel_vgpu_decode_sprite_plane()
481 gvt_vgpu_err("Translate sprite plane gma 0x%x to gpa fail\n", in intel_vgpu_decode_sprite_plane()
|
| D | cmd_parser.c | 872 gvt_vgpu_err("failed to get the 4-level shadow vm\n"); in cmd_pdp_mmio_update_handler()
885 gvt_vgpu_err("invalid shared shadow vm type\n"); in cmd_pdp_mmio_update_handler()
900 gvt_vgpu_err("%s access to (%x) outside of MMIO range\n", in cmd_reg_handler()
916 gvt_vgpu_err("%s access to non-render register (%x)\n", in cmd_reg_handler()
929 gvt_vgpu_err("%s access to register (%x)\n", in cmd_reg_handler()
940 gvt_vgpu_err("not allowed cmd %s reg (%x)\n", cmd, offset); in cmd_reg_handler()
988 gvt_vgpu_err("try to write RO reg %x\n", in cmd_reg_handler()
1373 gvt_vgpu_err("unknown plane code %d\n", plane); in skl_decode_mi_display_flip()
1491 gvt_vgpu_err("fail to decode MI display flip command\n"); in cmd_handler_mi_display_flip()
1497 gvt_vgpu_err("invalid MI display flip command\n"); in cmd_handler_mi_display_flip()
[all …]
|
| D | opregion.c | 426 gvt_vgpu_err("guest opregion read error %d, gpa 0x%llx, len %lu\n", in intel_vgpu_emulate_opregion_request()
433 gvt_vgpu_err("guest opregion read error %d, gpa 0x%llx, len %lu\n", in intel_vgpu_emulate_opregion_request()
439 gvt_vgpu_err("requesting SMI service\n"); in intel_vgpu_emulate_opregion_request()
452 gvt_vgpu_err("requesting runtime service: func \"%s\"," in intel_vgpu_emulate_opregion_request()
470 gvt_vgpu_err("guest opregion write error %d, gpa 0x%llx, len %lu\n", in intel_vgpu_emulate_opregion_request()
477 gvt_vgpu_err("guest opregion write error %d, gpa 0x%llx, len %lu\n", in intel_vgpu_emulate_opregion_request()
|
| D | execlist.c | 196 gvt_vgpu_err("schedule out context is not running context," in emulate_execlist_ctx_schedule_out()
266 gvt_vgpu_err("virtual execlist slots are full\n"); in get_next_execlist_slot()
287 gvt_vgpu_err("no available execlist slot\n"); in emulate_execlist_schedule_in()
386 gvt_vgpu_err("fail to emulate execlist schedule in\n"); in prepare_execlist_workload()
468 gvt_vgpu_err("invalid elsp submission, desc0 is invalid\n"); in intel_vgpu_submit_execlist()
476 gvt_vgpu_err("unexpected GGTT elsp submission\n"); in intel_vgpu_submit_execlist()
487 gvt_vgpu_err("failed to submit desc %d\n", i); in intel_vgpu_submit_execlist()
495 gvt_vgpu_err("descriptors content: desc0 %08x %08x desc1 %08x %08x\n", in intel_vgpu_submit_execlist()
|
| D | scheduler.c | 230 gvt_vgpu_err("Invalid guest context descriptor\n"); in populate_shadow_context()
255 gvt_vgpu_err("invalid cmd found in guest context pages\n"); in populate_shadow_context()
385 gvt_vgpu_err("fail to emit init breadcrumb\n"); in copy_workload_to_ring_buffer()
393 gvt_vgpu_err("fail to alloc size =%ld shadow ring buffer\n", in copy_workload_to_ring_buffer()
470 gvt_vgpu_err("fail to allocate gem request\n"); in intel_gvt_workload_req_alloc()
692 gvt_vgpu_err("fail to vgpu pin mm\n"); in intel_vgpu_shadow_mm_pin()
699 gvt_vgpu_err("workload shadow ppgtt isn't ready\n"); in intel_vgpu_shadow_mm_pin()
712 gvt_vgpu_err("LRI shadow ppgtt fail to pin\n"); in intel_vgpu_shadow_mm_pin()
745 gvt_vgpu_err("fail to pin shadow mm\n"); in prepare_workload()
755 gvt_vgpu_err("fail to vgpu sync oos pages\n"); in prepare_workload()
[all …]
|
| D | edid.c | 58 gvt_vgpu_err("Driver tries to read EDID without proper sequence!\n"); in edid_get_byte()
62 gvt_vgpu_err("edid_get_byte() exceeds the size of EDID!\n"); in edid_get_byte()
67 gvt_vgpu_err("Reading EDID but EDID is not available!\n"); in edid_get_byte()
78 gvt_vgpu_err("No EDID available during the reading?\n"); in edid_get_byte()
265 gvt_vgpu_err("Unknown/reserved GMBUS cycle detected!\n"); in gmbus1_mmio_write()
336 gvt_vgpu_err("warning: gmbus3 read with nothing returned\n"); in gmbus3_mmio_read()
|
| D | gtt.c | 836 gvt_vgpu_err("fail to allocate ppgtt shadow page\n"); in ppgtt_alloc_spt()
851 gvt_vgpu_err("fail to map dma addr\n"); in ppgtt_alloc_spt()
973 gvt_vgpu_err("fail to find shadow page: mfn: 0x%lx\n", in ppgtt_invalidate_spt_by_shadow_entry()
1046 gvt_vgpu_err("fail: shadow page %p shadow entry 0x%llx type %d\n", in ppgtt_invalidate_spt()
1128 gvt_vgpu_err("fail: shadow page %p guest entry 0x%llx type %d\n", in ppgtt_populate_spt_by_guest_entry()
1273 gvt_vgpu_err("GVT doesn't support 1GB entry\n"); in ppgtt_populate_shadow_entry()
1315 gvt_vgpu_err("fail: shadow page %p guest entry 0x%llx type %d\n", in ppgtt_populate_spt()
1344 gvt_vgpu_err("fail to find guest page\n"); in ppgtt_handle_guest_entry_removal()
1360 gvt_vgpu_err("fail: shadow page %p guest entry 0x%llx type %d\n", in ppgtt_handle_guest_entry_removal()
1395 gvt_vgpu_err("fail: spt %p guest entry 0x%llx type %d\n", in ppgtt_handle_guest_entry_add()
[all …]
|
| D | kvmgt.c | 155 gvt_vgpu_err("vfio_pin_pages failed for iova %pad, ret %d\n", in gvt_pin_guest_page()
191 gvt_vgpu_err("DMA mapping failed for pfn 0x%lx, ret %d\n", in gvt_dma_map_page()
409 gvt_vgpu_err("invalid op or offset for Intel vgpu OpRegion\n"); in intel_vgpu_reg_rw_opregion()
451 gvt_vgpu_err("invalid EDID blob\n"); in handle_edid_regs()
458 gvt_vgpu_err("invalid EDID link state %d\n", in handle_edid_regs()
466 gvt_vgpu_err("EDID size is bigger than %d!\n", in handle_edid_regs()
474 gvt_vgpu_err("write read-only EDID region at offset %d\n", in handle_edid_regs()
516 gvt_vgpu_err("failed to access EDID region\n"); in intel_vgpu_reg_rw_edid()
667 gvt_vgpu_err("KVM is required to use Intel vGPU\n"); in intel_vgpu_open_device()
771 gvt_vgpu_err("Invalid aperture offset %llu\n", off); in intel_vgpu_aperture_rw()
[all …]
|
| D | debug.h | 30 #define gvt_vgpu_err(fmt, args...) \ macro
|
| D | mmio.c | 164 gvt_vgpu_err("fail to emulate MMIO read %08x len %d\n", in intel_vgpu_emulate_mmio_read()
231 gvt_vgpu_err("fail to emulate MMIO write %08x len %d\n", offset, in intel_vgpu_emulate_mmio_write()
|
| D | aperture_gm.c | 219 gvt_vgpu_err("Failed to alloc fences\n"); in alloc_vgpu_fence()
250 gvt_vgpu_err("Invalid vGPU creation params\n"); in alloc_resource()
|
| D | handlers.c | 198 gvt_vgpu_err("access oob fence reg %d/%d\n", in sanitize_fence_mmio_access()
230 gvt_vgpu_err("Unsupported IPS setting %x, cannot enable 64K gtt.\n", in gamw_echo_dev_rw_ia_write()
299 gvt_vgpu_err("invalid forcewake offset 0x%x\n", offset); in mul_force_wake_write()
856 gvt_vgpu_err("Invalid train pattern %d\n", train_pattern); in check_fdi_rx_train_status()
914 gvt_vgpu_err("Unsupported registers %x\n", offset); in update_fdi_rx_iir_status()
1172 gvt_vgpu_err("Unsupported DP port access!\n"); in dp_aux_ch_ctl_mmio_write()
1230 gvt_vgpu_err("dp_aux_header: len %d is too large\n", len); in dp_aux_ch_ctl_mmio_write()
1297 gvt_vgpu_err("dp_aux_header: len %d is too large\n", len); in dp_aux_ch_ctl_mmio_write()
1383 gvt_vgpu_err("SBI caching meets maximum limits\n"); in write_virtual_sbi_register()
1463 gvt_vgpu_err("invalid pvinfo read: [%x:%x] = %x\n", in pvinfo_mmio_read()
[all …]
|
| D | mmio_context.c | 389 gvt_vgpu_err("timeout in invalidate ring %s tlb\n", in handle_tlb_pending_event()
|