Home
last modified time | relevance | path

Searched refs:gfx_table (Results 1 – 19 of 19) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/pm/swsmu/smu13/
Dsmu_v13_0_6_ppt.c513 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_6_set_default_dpm_table()
593 struct smu_13_0_dpm_table *gfx_table = in smu_v13_0_6_populate_umd_state_clk() local
594 &dpm_context->dpm_tables.gfx_table; in smu_v13_0_6_populate_umd_state_clk()
601 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v13_0_6_populate_umd_state_clk()
602 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v13_0_6_populate_umd_state_clk()
603 pstate_table->gfxclk_pstate.curr.min = gfx_table->min; in smu_v13_0_6_populate_umd_state_clk()
604 pstate_table->gfxclk_pstate.curr.max = gfx_table->max; in smu_v13_0_6_populate_umd_state_clk()
616 if (gfx_table->count > SMU_13_0_6_UMD_PSTATE_GFXCLK_LEVEL && in smu_v13_0_6_populate_umd_state_clk()
620 gfx_table->dpm_levels[SMU_13_0_6_UMD_PSTATE_GFXCLK_LEVEL].value; in smu_v13_0_6_populate_umd_state_clk()
1015 freq = dpm_context->dpm_tables.gfx_table.dpm_levels[level].value; in smu_v13_0_6_upload_dpm_level()
[all …]
Daldebaran_ppt.c333 dpm_table = &dpm_context->dpm_tables.gfx_table; in aldebaran_set_default_dpm_table()
511 struct smu_13_0_dpm_table *gfx_table = in aldebaran_populate_umd_state_clk() local
512 &dpm_context->dpm_tables.gfx_table; in aldebaran_populate_umd_state_clk()
520 pstate_table->gfxclk_pstate.min = gfx_table->min; in aldebaran_populate_umd_state_clk()
521 pstate_table->gfxclk_pstate.peak = gfx_table->max; in aldebaran_populate_umd_state_clk()
522 pstate_table->gfxclk_pstate.curr.min = gfx_table->min; in aldebaran_populate_umd_state_clk()
523 pstate_table->gfxclk_pstate.curr.max = gfx_table->max; in aldebaran_populate_umd_state_clk()
535 if (gfx_table->count > ALDEBARAN_UMD_PSTATE_GFXCLK_LEVEL && in aldebaran_populate_umd_state_clk()
539 gfx_table->dpm_levels[ALDEBARAN_UMD_PSTATE_GFXCLK_LEVEL].value; in aldebaran_populate_umd_state_clk()
777 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in aldebaran_print_clk_levels()
[all …]
Daldebaran_ppt.h61 struct aldebaran_single_dpm_table gfx_table; member
Dsmu_v13_0_7_ppt.c595 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_7_set_default_dpm_table()
881 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_7_get_dpm_ultimate_freq()
1161 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v13_0_7_print_clk_levels()
1579 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v13_0_7_force_clk_levels()
1834 struct smu_13_0_dpm_table *gfx_table = in smu_v13_0_7_populate_umd_state_clk() local
1835 &dpm_context->dpm_tables.gfx_table; in smu_v13_0_7_populate_umd_state_clk()
1853 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v13_0_7_populate_umd_state_clk()
1855 (driver_clocks.GameClockAc < gfx_table->max)) in smu_v13_0_7_populate_umd_state_clk()
1858 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v13_0_7_populate_umd_state_clk()
1876 driver_clocks.BaseClockAc < gfx_table->max) in smu_v13_0_7_populate_umd_state_clk()
[all …]
Dsmu_v13_0_0_ppt.c596 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_0_set_default_dpm_table()
900 dpm_table = &dpm_context->dpm_tables.gfx_table; in smu_v13_0_0_get_dpm_ultimate_freq()
1180 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v13_0_0_print_clk_levels()
1598 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in smu_v13_0_0_force_clk_levels()
1858 struct smu_13_0_dpm_table *gfx_table = in smu_v13_0_0_populate_umd_state_clk() local
1859 &dpm_context->dpm_tables.gfx_table; in smu_v13_0_0_populate_umd_state_clk()
1877 pstate_table->gfxclk_pstate.min = gfx_table->min; in smu_v13_0_0_populate_umd_state_clk()
1879 (driver_clocks.GameClockAc < gfx_table->max)) in smu_v13_0_0_populate_umd_state_clk()
1882 pstate_table->gfxclk_pstate.peak = gfx_table->max; in smu_v13_0_0_populate_umd_state_clk()
1900 driver_clocks.BaseClockAc < gfx_table->max) in smu_v13_0_0_populate_umd_state_clk()
[all …]
Dsmu_v13_0.c1697 struct smu_13_0_dpm_table *gfx_table = in smu_v13_0_set_performance_level() local
1698 &dpm_context->dpm_tables.gfx_table; in smu_v13_0_set_performance_level()
1722 sclk_min = sclk_max = gfx_table->max; in smu_v13_0_set_performance_level()
1730 sclk_min = sclk_max = gfx_table->min; in smu_v13_0_set_performance_level()
1738 sclk_min = gfx_table->min; in smu_v13_0_set_performance_level()
1739 sclk_max = gfx_table->max; in smu_v13_0_set_performance_level()
/linux-6.6.21/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dvega20_hwmgr.c589 dpm_table = &(data->dpm_table.gfx_table); in vega20_setup_gfxclk_dpm_table()
655 dpm_table = &(data->dpm_table.gfx_table); in vega20_setup_default_dpm_tables()
1470 &(data->dpm_table.gfx_table); in vega20_get_sclk_od()
1472 &(data->golden_dpm_table.gfx_table); in vega20_get_sclk_od()
1489 &(data->golden_dpm_table.gfx_table); in vega20_set_sclk_od()
1560 struct vega20_single_dpm_table *gfx_table = &(data->dpm_table.gfx_table); in vega20_populate_umdpstate_clocks() local
1563 if (gfx_table->count > VEGA20_UMD_PSTATE_GFXCLK_LEVEL && in vega20_populate_umdpstate_clocks()
1565 hwmgr->pstate_sclk = gfx_table->dpm_levels[VEGA20_UMD_PSTATE_GFXCLK_LEVEL].value; in vega20_populate_umdpstate_clocks()
1568 hwmgr->pstate_sclk = gfx_table->dpm_levels[0].value; in vega20_populate_umdpstate_clocks()
1572 hwmgr->pstate_sclk_peak = gfx_table->dpm_levels[gfx_table->count - 1].value; in vega20_populate_umdpstate_clocks()
[all …]
Dvega12_hwmgr.c657 dpm_table = &(data->dpm_table.gfx_table); in vega12_setup_default_dpm_tables()
778 struct vega12_single_dpm_table *dpm_table = &(data->dpm_table.gfx_table);
1031 struct vega12_single_dpm_table *gfx_dpm_table = &(data->dpm_table.gfx_table); in vega12_populate_umdpstate_clocks()
1156 min_freq = data->dpm_table.gfx_table.dpm_state.soft_min_level; in vega12_upload_dpm_min_level()
1247 max_freq = data->dpm_table.gfx_table.dpm_state.soft_max_level; in vega12_upload_dpm_max_level()
1651 soft_level = vega12_find_highest_dpm_level(&(data->dpm_table.gfx_table)); in vega12_force_dpm_highest()
1653 data->dpm_table.gfx_table.dpm_state.soft_min_level = in vega12_force_dpm_highest()
1654 data->dpm_table.gfx_table.dpm_state.soft_max_level = in vega12_force_dpm_highest()
1655 data->dpm_table.gfx_table.dpm_levels[soft_level].value; in vega12_force_dpm_highest()
1680 soft_level = vega12_find_lowest_dpm_level(&(data->dpm_table.gfx_table)); in vega12_force_dpm_lowest()
[all …]
Dvega10_hwmgr.c1350 dpm_table = &(data->dpm_table.gfx_table); in vega10_setup_default_dpm_tables()
1722 struct vega10_single_dpm_table *dpm_table = &(data->dpm_table.gfx_table); in vega10_populate_all_graphic_levels()
3417 struct vega10_single_dpm_table *sclk_table = &(data->dpm_table.gfx_table); in vega10_find_dpm_states_clocks_in_dpm_table()
3469 for (count = 0; count < dpm_table->gfx_table.count; count++) in vega10_populate_and_upload_sclk_mclk_dpm_levels()
3470 dpm_table->gfx_table.dpm_levels[count].value = odn_clk_table->entries[count].clk; in vega10_populate_and_upload_sclk_mclk_dpm_levels()
3553 &(data->dpm_table.gfx_table), in vega10_trim_dpm_states()
3623 data->dpm_table.gfx_table.dpm_state.soft_min_level) { in vega10_upload_dpm_bootup_level()
3629 data->dpm_table.gfx_table.dpm_state.soft_min_level = in vega10_upload_dpm_bootup_level()
3681 data->dpm_table.gfx_table.dpm_state.soft_max_level) { in vega10_upload_dpm_max_level()
3686 data->dpm_table.gfx_table.dpm_state.soft_max_level = in vega10_upload_dpm_max_level()
[all …]
Dvega10_hwmgr.h148 struct vega10_single_dpm_table gfx_table; member
Dvega12_hwmgr.h126 struct vega12_single_dpm_table gfx_table; member
Dvega20_hwmgr.h179 struct vega20_single_dpm_table gfx_table; member
/linux-6.6.21/drivers/gpu/drm/amd/pm/swsmu/smu11/
Darcturus_ppt.h61 struct arcturus_single_dpm_table gfx_table; member
Darcturus_ppt.c353 dpm_table = &dpm_context->dpm_tables.gfx_table; in arcturus_set_default_dpm_table()
533 struct smu_11_0_dpm_table *gfx_table = in arcturus_populate_umd_state_clk() local
534 &dpm_context->dpm_tables.gfx_table; in arcturus_populate_umd_state_clk()
542 pstate_table->gfxclk_pstate.min = gfx_table->min; in arcturus_populate_umd_state_clk()
543 pstate_table->gfxclk_pstate.peak = gfx_table->max; in arcturus_populate_umd_state_clk()
551 if (gfx_table->count > ARCTURUS_UMD_PSTATE_GFXCLK_LEVEL && in arcturus_populate_umd_state_clk()
555 gfx_table->dpm_levels[ARCTURUS_UMD_PSTATE_GFXCLK_LEVEL].value; in arcturus_populate_umd_state_clk()
788 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in arcturus_print_clk_levels()
959 freq = dpm_context->dpm_tables.gfx_table.dpm_levels[level].value; in arcturus_upload_dpm_level()
1029 single_dpm_table = &(dpm_context->dpm_tables.gfx_table); in arcturus_force_clk_levels()
Dsmu_v11_0.c1838 struct smu_11_0_dpm_table *gfx_table = in smu_v11_0_set_performance_level() local
1839 &dpm_context->dpm_tables.gfx_table; in smu_v11_0_set_performance_level()
1854 sclk_min = sclk_max = gfx_table->max; in smu_v11_0_set_performance_level()
1859 sclk_min = sclk_max = gfx_table->min; in smu_v11_0_set_performance_level()
1864 sclk_min = gfx_table->min; in smu_v11_0_set_performance_level()
1865 sclk_max = gfx_table->max; in smu_v11_0_set_performance_level()
Dnavi10_ppt.c995 dpm_table = &dpm_context->dpm_tables.gfx_table; in navi10_set_default_dpm_table()
1703 struct smu_11_0_dpm_table *gfx_table = in navi10_populate_umd_state_clk() local
1704 &dpm_context->dpm_tables.gfx_table; in navi10_populate_umd_state_clk()
1714 pstate_table->gfxclk_pstate.min = gfx_table->min; in navi10_populate_umd_state_clk()
1758 sclk_freq = gfx_table->dpm_levels[gfx_table->count - 1].value; in navi10_populate_umd_state_clk()
1769 if (gfx_table->max > NAVI10_UMD_PSTATE_PROFILING_GFXCLK && in navi10_populate_umd_state_clk()
Dsienna_cichlid_ppt.c962 dpm_table = &dpm_context->dpm_tables.gfx_table; in sienna_cichlid_set_default_dpm_table()
1478 struct smu_11_0_dpm_table *gfx_table = in sienna_cichlid_populate_umd_state_clk() local
1479 &dpm_context->dpm_tables.gfx_table; in sienna_cichlid_populate_umd_state_clk()
1488 pstate_table->gfxclk_pstate.min = gfx_table->min; in sienna_cichlid_populate_umd_state_clk()
1489 pstate_table->gfxclk_pstate.peak = gfx_table->max; in sienna_cichlid_populate_umd_state_clk()
/linux-6.6.21/drivers/gpu/drm/amd/pm/swsmu/inc/
Dsmu_v11_0.h103 struct smu_11_0_dpm_table gfx_table; member
Dsmu_v13_0.h93 struct smu_13_0_dpm_table gfx_table; member