Home
last modified time | relevance | path

Searched refs:dpu_format (Results 1 – 14 of 14) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_sspp.h201 const struct dpu_format *fmt, u32 flags);
289 const struct dpu_format *format);
304 const struct dpu_format *fmt,
Ddpu_formats.c196 static const struct dpu_format dpu_format_map[] = {
486 static const struct dpu_format dpu_format_map_ubwc[] = {
596 static int _dpu_format_get_media_color_ubwc(const struct dpu_format *fmt) in _dpu_format_get_media_color_ubwc()
633 const struct dpu_format *fmt, in _dpu_format_get_plane_sizes_ubwc()
712 const struct dpu_format *fmt, in _dpu_format_get_plane_sizes_linear()
784 const struct dpu_format *fmt, in dpu_format_get_plane_sizes()
970 const struct dpu_format *fmt; in dpu_format_check_modified_format()
1008 const struct dpu_format *dpu_get_dpu_format_ext( in dpu_get_dpu_format_ext()
1013 const struct dpu_format *fmt = NULL; in dpu_get_dpu_format_ext()
1014 const struct dpu_format *map = NULL; in dpu_get_dpu_format_ext()
[all …]
Ddpu_plane.c117 const struct dpu_format *fmt, in _dpu_plane_calc_bw()
199 const struct dpu_format *fmt, u32 src_width) in _dpu_plane_calc_fill_level()
255 const struct dpu_format *fmt, struct dpu_sw_pipe_cfg *pipe_cfg) in _dpu_plane_set_qos_lut()
397 const struct dpu_format *fmt, in _dpu_plane_setup_scaler3()
513 const struct dpu_format *fmt) in _dpu_plane_get_csc()
529 const struct dpu_format *fmt, bool color_fill, in _dpu_plane_setup_scaler()
580 const struct dpu_format *fmt) in _dpu_plane_color_fill_pipe()
618 const struct dpu_format *fmt; in _dpu_plane_color_fill()
707 struct drm_rect src, const struct dpu_format *fmt) in dpu_plane_check_inline_rotation()
736 const struct dpu_format *fmt, in dpu_plane_atomic_check_pipe()
[all …]
Ddpu_hw_mdss.h382 struct dpu_format { struct
399 #define to_dpu_format(x) container_of(x, struct dpu_format, base) argument
413 const struct dpu_format *format;
Ddpu_formats.h17 const struct dpu_format *dpu_get_dpu_format_ext(
Ddpu_hw_util.h341 const struct dpu_format *format);
351 const struct dpu_format *fmt, bool enable);
Ddpu_hw_wb.h48 const struct dpu_format *fmt,
Ddpu_hw_wb.c67 const struct dpu_format *fmt = data->dest.format; in dpu_hw_wb_setup_format()
149 const struct dpu_format *fmt, in dpu_hw_wb_setup_cdp()
Ddpu_hw_intf.h82 const struct dpu_format *fmt);
Ddpu_hw_sspp.c207 const struct dpu_format *fmt, u32 flags) in dpu_hw_sspp_setup_format()
386 const struct dpu_format *format) in _dpu_hw_sspp_setup_scaler3()
566 const struct dpu_format *fmt, in dpu_hw_sspp_setup_cdp()
Ddpu_hw_util.c285 const struct dpu_format *format) in dpu_hw_setup_scaler3()
531 const struct dpu_format *fmt, bool enable) in dpu_setup_cdp()
Ddpu_crtc.c334 struct dpu_plane_state *pstate, struct dpu_format *format) in _dpu_crtc_setup_blend_cfg()
409 struct dpu_format *format, in _dpu_crtc_blend_setup_pipe()
454 struct dpu_format *format; in _dpu_crtc_blend_setup_mixer()
Ddpu_hw_intf.c99 const struct dpu_format *fmt) in dpu_hw_intf_setup_timing_engine()
Ddpu_encoder_phys_vid.c235 const struct dpu_format *fmt = NULL; in dpu_encoder_phys_vid_setup_timing_engine()