Home
last modified time | relevance | path

Searched refs:dpcd_lane_settings (Results 1 – 9 of 9) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/display/dc/link/protocols/
Dlink_dp_training.c353 union dpcd_training_lane dpcd_lane_settings[LANE_COUNT_DP_MAX]) in dp_hw_to_dpcd_lane_settings()
360 dpcd_lane_settings[lane].bits.VOLTAGE_SWING_SET = in dp_hw_to_dpcd_lane_settings()
362 dpcd_lane_settings[lane].bits.PRE_EMPHASIS_SET = in dp_hw_to_dpcd_lane_settings()
364 dpcd_lane_settings[lane].bits.MAX_SWING_REACHED = in dp_hw_to_dpcd_lane_settings()
367 dpcd_lane_settings[lane].bits.MAX_PRE_EMPHASIS_REACHED = in dp_hw_to_dpcd_lane_settings()
372 dpcd_lane_settings[lane].tx_ffe.PRESET_VALUE = in dp_hw_to_dpcd_lane_settings()
465 if (lt_settings->dpcd_lane_settings[lane].bits.VOLTAGE_SWING_SET in dp_is_max_vs_reached()
726 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in override_training_settings()
813 union dpcd_training_lane *dpcd_lane_settings) in dp_decide_lane_settings() argument
832 dp_hw_to_dpcd_lane_settings(lt_settings, hw_lane_settings, dpcd_lane_settings); in dp_decide_lane_settings()
[all …]
Dlink_dp_training_fixed_vs_pe_retimer.c169 lt_settings->dpcd_lane_settings[lane].raw = 0; in perform_fixed_vs_pe_nontransparent_training_sequence()
370 lt_settings->dpcd_lane_settings[lane].bits.VOLTAGE_SWING_SET << (2 * lane); in dp_perform_fixed_vs_pe_training_sequence_legacy()
372 lt_settings->dpcd_lane_settings[lane].bits.PRE_EMPHASIS_SET << (2 * lane); in dp_perform_fixed_vs_pe_training_sequence_legacy()
419 if (lt_settings->dpcd_lane_settings[0].bits.VOLTAGE_SWING_SET == in dp_perform_fixed_vs_pe_training_sequence_legacy()
427 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in dp_perform_fixed_vs_pe_training_sequence_legacy()
469 lt_settings->dpcd_lane_settings[lane].bits.VOLTAGE_SWING_SET << (2 * lane); in dp_perform_fixed_vs_pe_training_sequence_legacy()
471 lt_settings->dpcd_lane_settings[lane].bits.PRE_EMPHASIS_SET << (2 * lane); in dp_perform_fixed_vs_pe_training_sequence_legacy()
527 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in dp_perform_fixed_vs_pe_training_sequence_legacy()
716 lt_settings->dpcd_lane_settings[lane].bits.VOLTAGE_SWING_SET << (2 * lane); in dp_perform_fixed_vs_pe_training_sequence()
718 lt_settings->dpcd_lane_settings[lane].bits.PRE_EMPHASIS_SET << (2 * lane); in dp_perform_fixed_vs_pe_training_sequence()
[all …]
Dlink_dp_training_128b_132b.c45 (uint8_t *)(link_training_setting->dpcd_lane_settings), in dpcd_128b_132b_set_lane_settings()
46 sizeof(link_training_setting->dpcd_lane_settings)); in dpcd_128b_132b_set_lane_settings()
51 link_training_setting->dpcd_lane_settings[0].tx_ffe.PRESET_VALUE); in dpcd_128b_132b_set_lane_settings()
96 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in dp_perform_128b_132b_channel_eq_done_sequence()
114 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in dp_perform_128b_132b_channel_eq_done_sequence()
252 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in decide_128b_132b_training_settings()
Dlink_dp_training_8b_10b.c122 …to_dpcd_lane_settings(lt_settings, lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in decide_8b_10b_training_settings()
243 lt_settings->dpcd_lane_settings[0].bits.VOLTAGE_SWING_SET == in perform_8b_10b_clock_recovery_sequence()
247 lt_settings->dpcd_lane_settings[0].tx_ffe.PRESET_VALUE == in perform_8b_10b_clock_recovery_sequence()
255 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in perform_8b_10b_clock_recovery_sequence()
347 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in perform_8b_10b_channel_equalization_sequence()
400 lt_settings->dpcd_lane_settings[lane].raw = 0; in dp_perform_8b_10b_link_training()
Dlink_dp_training_dpia.c418 if ((lt_settings->dpcd_lane_settings[0].bits.VOLTAGE_SWING_SET == in dpia_training_cr_non_transparent()
420 && (lt_settings->dpcd_lane_settings[0].bits.PRE_EMPHASIS_SET == in dpia_training_cr_non_transparent()
429 lt_settings->dpcd_lane_settings); in dpia_training_cr_non_transparent()
526 if ((lt_settings->dpcd_lane_settings[0].bits.VOLTAGE_SWING_SET == in dpia_training_cr_transparent()
528 && (lt_settings->dpcd_lane_settings[0].bits.PRE_EMPHASIS_SET == in dpia_training_cr_transparent()
536 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in dpia_training_cr_transparent()
731 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in dpia_training_eq_non_transparent()
822 lt_settings->hw_lane_settings, lt_settings->dpcd_lane_settings); in dpia_training_eq_transparent()
Dlink_dp_training.h114 union dpcd_training_lane *dpcd_lane_settings);
160 union dpcd_training_lane dpcd_lane_settings[LANE_COUNT_DP_MAX]);
Dlink_dp_phy.c127 lt_settings->dpcd_lane_settings); in dp_set_drive_settings()
/linux-6.6.21/drivers/gpu/drm/amd/display/include/
Dlink_service_types.h114 union dpcd_training_lane dpcd_lane_settings[LANE_COUNT_DP_MAX]; member
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/link/accessories/
Dlink_dp_cts.c260 link_training_settings.dpcd_lane_settings); in dp_test_send_phy_test_pattern()
404 link_training_settings.dpcd_lane_settings); in dp_test_send_phy_test_pattern()
720 p_link_settings->dpcd_lane_settings, in dp_set_test_pattern()