Home
last modified time | relevance | path

Searched refs:div_data (Results 1 – 5 of 5) sorted by relevance

/linux-6.6.21/drivers/clk/
Dclk-versaclock3.c487 const struct vc3_div_data *div_data = vc3->data; in vc3_div_recalc_rate() local
490 regmap_read(vc3->regmap, div_data->offs, &val); in vc3_div_recalc_rate()
491 val >>= div_data->shift; in vc3_div_recalc_rate()
492 val &= VC3_DIV_MASK(div_data->width); in vc3_div_recalc_rate()
494 return divider_recalc_rate(hw, parent_rate, val, div_data->table, in vc3_div_recalc_rate()
495 div_data->flags, div_data->width); in vc3_div_recalc_rate()
502 const struct vc3_div_data *div_data = vc3->data; in vc3_div_round_rate() local
506 if (div_data->flags & CLK_DIVIDER_READ_ONLY) { in vc3_div_round_rate()
507 regmap_read(vc3->regmap, div_data->offs, &bestdiv); in vc3_div_round_rate()
508 bestdiv >>= div_data->shift; in vc3_div_round_rate()
[all …]
Dclk-npcm7xx.c486 const struct npcm7xx_clk_div_data *div_data = &npcm7xx_divs[i]; in npcm7xx_clk_init() local
488 hw = clk_hw_register_divider(NULL, div_data->name, in npcm7xx_clk_init()
489 div_data->parent_name, in npcm7xx_clk_init()
490 div_data->flags, in npcm7xx_clk_init()
491 clk_base + div_data->reg, in npcm7xx_clk_init()
492 div_data->shift, div_data->width, in npcm7xx_clk_init()
493 div_data->clk_divider_flags, &npcm7xx_clk_lock); in npcm7xx_clk_init()
499 if (div_data->onecell_idx >= 0) in npcm7xx_clk_init()
500 npcm7xx_clk_data->hws[div_data->onecell_idx] = hw; in npcm7xx_clk_init()
Dclk-stm32f4.c574 static const struct stm32f4_div_data div_data[MAX_PLL_DIV] = { variable
834 div_data[i].shift, in stm32f4_rcc_register_pll()
835 div_data[i].width, in stm32f4_rcc_register_pll()
836 div_data[i].flag_div, in stm32f4_rcc_register_pll()
837 div_data[i].div_table, in stm32f4_rcc_register_pll()
/linux-6.6.21/drivers/clk/sunxi/
Dclk-sunxi.c724 struct div_data { struct
731 static const struct div_data sun4i_axi_data __initconst = { argument
749 static const struct div_data sun8i_a23_axi_data __initconst = {
754 static const struct div_data sun4i_ahb_data __initconst = {
768 static const struct div_data sun4i_apb0_data __initconst = {
776 const struct div_data *data) in sunxi_divider_clk_setup()
/linux-6.6.21/drivers/clk/ti/
Dclkctrl.c395 const struct omap_clkctrl_div_data *div_data = data->data; in _ti_clkctrl_setup_div() local
404 div->flags = div_data->flags; in _ti_clkctrl_setup_div()
409 if (ti_clk_parse_divider_data((int *)div_data->dividers, 0, in _ti_clkctrl_setup_div()
410 div_data->max_div, div_flags, in _ti_clkctrl_setup_div()