Home
last modified time | relevance | path

Searched refs:default_data (Results 1 – 3 of 3) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/panfrost/
Dpanfrost_drv.c639 static const struct panfrost_compatible default_data = { variable
701 { .compatible = "arm,mali-t604", .data = &default_data, },
702 { .compatible = "arm,mali-t624", .data = &default_data, },
703 { .compatible = "arm,mali-t628", .data = &default_data, },
704 { .compatible = "arm,mali-t720", .data = &default_data, },
705 { .compatible = "arm,mali-t760", .data = &default_data, },
706 { .compatible = "arm,mali-t820", .data = &default_data, },
707 { .compatible = "arm,mali-t830", .data = &default_data, },
708 { .compatible = "arm,mali-t860", .data = &default_data, },
709 { .compatible = "arm,mali-t880", .data = &default_data, },
[all …]
/linux-6.6.21/drivers/misc/
Dpci_endpoint_test.c956 static const struct pci_endpoint_test_data default_data = { variable
975 .driver_data = (kernel_ulong_t)&default_data,
978 .driver_data = (kernel_ulong_t)&default_data,
981 .driver_data = (kernel_ulong_t)&default_data,
985 .driver_data = (kernel_ulong_t)&default_data,
996 .driver_data = (kernel_ulong_t)&default_data,
/linux-6.6.21/drivers/gpu/drm/amd/amdgpu/
Dgfx_v9_0.c2644 uint32_t default_data = 0; in pwr_10_0_gfxip_control_over_cgpg() local
2646 default_data = data = RREG32(SOC15_REG_OFFSET(PWR, 0, mmPWR_MISC_CNTL_STATUS)); in pwr_10_0_gfxip_control_over_cgpg()
2650 if(default_data != data) in pwr_10_0_gfxip_control_over_cgpg()
2656 if(default_data != data) in pwr_10_0_gfxip_control_over_cgpg()
2661 if(default_data != data) in pwr_10_0_gfxip_control_over_cgpg()
2712 uint32_t default_data = 0; in gfx_v9_0_enable_sck_slow_down_on_power_up() local
2714 default_data = data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL)); in gfx_v9_0_enable_sck_slow_down_on_power_up()
2718 if (default_data != data) in gfx_v9_0_enable_sck_slow_down_on_power_up()
2726 uint32_t default_data = 0; in gfx_v9_0_enable_sck_slow_down_on_power_down() local
2728 default_data = data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL)); in gfx_v9_0_enable_sck_slow_down_on_power_down()
[all …]