Home
last modified time | relevance | path

Searched refs:cur_lock (Results 1 – 5 of 5) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/radeon/
Dradeon_cursor.c36 uint32_t cur_lock; in radeon_lock_cursor() local
39 cur_lock = RREG32(EVERGREEN_CUR_UPDATE + radeon_crtc->crtc_offset); in radeon_lock_cursor()
41 cur_lock |= EVERGREEN_CURSOR_UPDATE_LOCK; in radeon_lock_cursor()
43 cur_lock &= ~EVERGREEN_CURSOR_UPDATE_LOCK; in radeon_lock_cursor()
44 WREG32(EVERGREEN_CUR_UPDATE + radeon_crtc->crtc_offset, cur_lock); in radeon_lock_cursor()
46 cur_lock = RREG32(AVIVO_D1CUR_UPDATE + radeon_crtc->crtc_offset); in radeon_lock_cursor()
48 cur_lock |= AVIVO_D1CURSOR_UPDATE_LOCK; in radeon_lock_cursor()
50 cur_lock &= ~AVIVO_D1CURSOR_UPDATE_LOCK; in radeon_lock_cursor()
51 WREG32(AVIVO_D1CUR_UPDATE + radeon_crtc->crtc_offset, cur_lock); in radeon_lock_cursor()
53 cur_lock = RREG32(RADEON_CUR_OFFSET + radeon_crtc->crtc_offset); in radeon_lock_cursor()
[all …]
/linux-6.6.21/drivers/gpu/drm/amd/amdgpu/
Ddce_v10_0.c2280 uint32_t cur_lock; in dce_v10_0_lock_cursor() local
2282 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset); in dce_v10_0_lock_cursor()
2284 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 1); in dce_v10_0_lock_cursor()
2286 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 0); in dce_v10_0_lock_cursor()
2287 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock); in dce_v10_0_lock_cursor()
Ddce_v11_0.c2364 uint32_t cur_lock; in dce_v11_0_lock_cursor() local
2366 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset); in dce_v11_0_lock_cursor()
2368 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 1); in dce_v11_0_lock_cursor()
2370 cur_lock = REG_SET_FIELD(cur_lock, CUR_UPDATE, CURSOR_UPDATE_LOCK, 0); in dce_v11_0_lock_cursor()
2371 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock); in dce_v11_0_lock_cursor()
Ddce_v6_0.c2183 uint32_t cur_lock; in dce_v6_0_lock_cursor() local
2185 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset); in dce_v6_0_lock_cursor()
2187 cur_lock |= CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK; in dce_v6_0_lock_cursor()
2189 cur_lock &= ~CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK; in dce_v6_0_lock_cursor()
2190 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock); in dce_v6_0_lock_cursor()
Ddce_v8_0.c2187 uint32_t cur_lock; in dce_v8_0_lock_cursor() local
2189 cur_lock = RREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset); in dce_v8_0_lock_cursor()
2191 cur_lock |= CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK; in dce_v8_0_lock_cursor()
2193 cur_lock &= ~CUR_UPDATE__CURSOR_UPDATE_LOCK_MASK; in dce_v8_0_lock_cursor()
2194 WREG32(mmCUR_UPDATE + amdgpu_crtc->crtc_offset, cur_lock); in dce_v8_0_lock_cursor()