| /linux-6.6.21/drivers/crypto/intel/qat/qat_common/ |
| D | adf_gen4_hw_data.h | 28 #define READ_CSR_RING_HEAD(csr_base_addr, bank, ring) \ argument
29 ADF_CSR_RD((csr_base_addr) + ADF_RING_CSR_ADDR_OFFSET, \
32 #define READ_CSR_RING_TAIL(csr_base_addr, bank, ring) \ argument
33 ADF_CSR_RD((csr_base_addr) + ADF_RING_CSR_ADDR_OFFSET, \
36 #define READ_CSR_E_STAT(csr_base_addr, bank) \ argument
37 ADF_CSR_RD((csr_base_addr) + ADF_RING_CSR_ADDR_OFFSET, \
39 #define WRITE_CSR_RING_CONFIG(csr_base_addr, bank, ring, value) \ argument
40 ADF_CSR_WR((csr_base_addr) + ADF_RING_CSR_ADDR_OFFSET, \
43 #define WRITE_CSR_RING_BASE(csr_base_addr, bank, ring, value) \ argument
45 void __iomem *_csr_base_addr = csr_base_addr; \
[all …]
|
| D | adf_gen2_hw_data.h | 31 #define READ_CSR_RING_HEAD(csr_base_addr, bank, ring) \ argument
32 ADF_CSR_RD(csr_base_addr, (ADF_RING_BUNDLE_SIZE * (bank)) + \
34 #define READ_CSR_RING_TAIL(csr_base_addr, bank, ring) \ argument
35 ADF_CSR_RD(csr_base_addr, (ADF_RING_BUNDLE_SIZE * (bank)) + \
37 #define READ_CSR_E_STAT(csr_base_addr, bank) \ argument
38 ADF_CSR_RD(csr_base_addr, (ADF_RING_BUNDLE_SIZE * (bank)) + \
40 #define WRITE_CSR_RING_CONFIG(csr_base_addr, bank, ring, value) \ argument
41 ADF_CSR_WR(csr_base_addr, (ADF_RING_BUNDLE_SIZE * (bank)) + \
43 #define WRITE_CSR_RING_BASE(csr_base_addr, bank, ring, value) \ argument
48 ADF_CSR_WR(csr_base_addr, (ADF_RING_BUNDLE_SIZE * (bank)) + \
[all …]
|
| D | adf_gen4_hw_data.c | 13 static u32 read_csr_ring_head(void __iomem *csr_base_addr, u32 bank, u32 ring) in read_csr_ring_head() argument
15 return READ_CSR_RING_HEAD(csr_base_addr, bank, ring); in read_csr_ring_head()
18 static void write_csr_ring_head(void __iomem *csr_base_addr, u32 bank, u32 ring, in write_csr_ring_head() argument
21 WRITE_CSR_RING_HEAD(csr_base_addr, bank, ring, value); in write_csr_ring_head()
24 static u32 read_csr_ring_tail(void __iomem *csr_base_addr, u32 bank, u32 ring) in read_csr_ring_tail() argument
26 return READ_CSR_RING_TAIL(csr_base_addr, bank, ring); in read_csr_ring_tail()
29 static void write_csr_ring_tail(void __iomem *csr_base_addr, u32 bank, u32 ring, in write_csr_ring_tail() argument
32 WRITE_CSR_RING_TAIL(csr_base_addr, bank, ring, value); in write_csr_ring_tail()
35 static u32 read_csr_e_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_e_stat() argument
37 return READ_CSR_E_STAT(csr_base_addr, bank); in read_csr_e_stat()
[all …]
|
| D | adf_gen2_hw_data.c | 119 static u32 read_csr_ring_head(void __iomem *csr_base_addr, u32 bank, u32 ring) in read_csr_ring_head() argument
121 return READ_CSR_RING_HEAD(csr_base_addr, bank, ring); in read_csr_ring_head()
124 static void write_csr_ring_head(void __iomem *csr_base_addr, u32 bank, u32 ring, in write_csr_ring_head() argument
127 WRITE_CSR_RING_HEAD(csr_base_addr, bank, ring, value); in write_csr_ring_head()
130 static u32 read_csr_ring_tail(void __iomem *csr_base_addr, u32 bank, u32 ring) in read_csr_ring_tail() argument
132 return READ_CSR_RING_TAIL(csr_base_addr, bank, ring); in read_csr_ring_tail()
135 static void write_csr_ring_tail(void __iomem *csr_base_addr, u32 bank, u32 ring, in write_csr_ring_tail() argument
138 WRITE_CSR_RING_TAIL(csr_base_addr, bank, ring, value); in write_csr_ring_tail()
141 static u32 read_csr_e_stat(void __iomem *csr_base_addr, u32 bank) in read_csr_e_stat() argument
143 return READ_CSR_E_STAT(csr_base_addr, bank); in read_csr_e_stat()
[all …]
|
| D | adf_accel_devices.h | 124 u32 (*read_csr_ring_head)(void __iomem *csr_base_addr, u32 bank,
126 void (*write_csr_ring_head)(void __iomem *csr_base_addr, u32 bank,
128 u32 (*read_csr_ring_tail)(void __iomem *csr_base_addr, u32 bank,
130 void (*write_csr_ring_tail)(void __iomem *csr_base_addr, u32 bank,
132 u32 (*read_csr_e_stat)(void __iomem *csr_base_addr, u32 bank);
133 void (*write_csr_ring_config)(void __iomem *csr_base_addr, u32 bank,
135 void (*write_csr_ring_base)(void __iomem *csr_base_addr, u32 bank,
137 void (*write_csr_int_flag)(void __iomem *csr_base_addr, u32 bank,
139 void (*write_csr_int_srcsel)(void __iomem *csr_base_addr, u32 bank);
140 void (*write_csr_int_col_en)(void __iomem *csr_base_addr, u32 bank,
[all …]
|