Home
last modified time | relevance | path

Searched refs:chg_pid (Results 1 – 6 of 6) sorted by relevance

/linux-6.6.21/drivers/clk/at91/
Dsama5d2.c131 int chg_pid; member
133 { .n = "flx0_gclk", .id = 19, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
134 { .n = "flx1_gclk", .id = 20, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
135 { .n = "flx2_gclk", .id = 21, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
136 { .n = "flx3_gclk", .id = 22, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
137 { .n = "flx4_gclk", .id = 23, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
138 { .n = "uart0_gclk", .id = 24, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
139 { .n = "uart1_gclk", .id = 25, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
140 { .n = "uart2_gclk", .id = 26, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
141 { .n = "uart3_gclk", .id = 27, .chg_pid = INT_MIN, .r = { .min = 0, .max = 27666666 }, },
[all …]
Dclk-generated.c32 int chg_pid; member
152 if (gck->chg_pid == i) in clk_generated_determine_rate()
186 if (gck->chg_pid < 0) in clk_generated_determine_rate()
189 parent = clk_hw_get_parent_by_index(hw, gck->chg_pid); in clk_generated_determine_rate()
325 int chg_pid) in at91_clk_register_generated() argument
347 if (chg_pid >= 0) in at91_clk_register_generated()
355 gck->chg_pid = chg_pid; in at91_clk_register_generated()
Dclk-peripheral.c42 int chg_pid; member
299 if (periph->chg_pid < 0) in clk_sam9x5_peripheral_determine_rate()
303 parent = clk_hw_get_parent_by_index(hw, periph->chg_pid); in clk_sam9x5_peripheral_determine_rate()
453 int chg_pid, unsigned long flags) in at91_clk_register_sam9x5_peripheral() argument
474 if (chg_pid < 0) { in at91_clk_register_sam9x5_peripheral()
491 periph->chg_pid = chg_pid; in at91_clk_register_sam9x5_peripheral()
Dpmc.h149 const struct clk_range *range, int chg_pid);
198 int chg_pid);
210 int chg_pid, unsigned long flags);
Dclk-master.c36 int chg_pid; member
618 if (master->chg_pid < 0) in clk_sama7g5_master_determine_rate()
621 parent = clk_hw_get_parent_by_index(hw, master->chg_pid); in clk_sama7g5_master_determine_rate()
818 bool critical, int chg_pid) in at91_clk_sama7g5_register_master() argument
843 if (chg_pid >= 0) in at91_clk_sama7g5_register_master()
851 master->chg_pid = chg_pid; in at91_clk_sama7g5_register_master()
Ddt-compat.c153 int chg_pid = INT_MIN; in of_sama5d2_clk_generated_setup() local
170 chg_pid = GCK_INDEX_DT_AUDIO_PLL; in of_sama5d2_clk_generated_setup()
176 chg_pid); in of_sama5d2_clk_generated_setup()