Home
last modified time | relevance | path

Searched refs:ch_inst (Results 1 – 8 of 8) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/amdgpu/
Dumc_v8_7.c45 uint32_t ch_inst) in get_umc_v8_7_reg_offset() argument
47 return adev->umc.channel_offs*ch_inst + UMC_8_INST_DIST*umc_inst; in get_umc_v8_7_reg_offset()
51 uint32_t umc_inst, uint32_t ch_inst, in umc_v8_7_ecc_info_query_correctable_error_count() argument
58 eccinfo_table_idx = umc_inst * adev->umc.channel_inst_num + ch_inst; in umc_v8_7_ecc_info_query_correctable_error_count()
70 uint32_t umc_inst, uint32_t ch_inst, in umc_v8_7_ecc_info_querry_uncorrectable_error_count() argument
77 eccinfo_table_idx = umc_inst * adev->umc.channel_inst_num + ch_inst; in umc_v8_7_ecc_info_querry_uncorrectable_error_count()
96 uint32_t ch_inst = 0; in umc_v8_7_ecc_info_query_ras_error_count() local
101 LOOP_UMC_INST_AND_CH(umc_inst, ch_inst) { in umc_v8_7_ecc_info_query_ras_error_count()
103 umc_inst, ch_inst, in umc_v8_7_ecc_info_query_ras_error_count()
106 umc_inst, ch_inst, in umc_v8_7_ecc_info_query_ras_error_count()
[all …]
Dumc_v6_7.c48 uint32_t ch_inst) in get_umc_v6_7_reg_offset() argument
50 uint32_t index = umc_inst * adev->umc.channel_inst_num + ch_inst; in get_umc_v6_7_reg_offset()
55 ch_inst = index % 4; in get_umc_v6_7_reg_offset()
57 return adev->umc.channel_offs * ch_inst + UMC_V6_7_INST_DIST * umc_inst; in get_umc_v6_7_reg_offset()
95 uint32_t umc_inst, uint32_t ch_inst, in umc_v6_7_ecc_info_query_correctable_error_count() argument
104 umc_inst, ch_inst); in umc_v6_7_ecc_info_query_correctable_error_count()
106 eccinfo_table_idx = umc_inst * adev->umc.channel_inst_num + ch_inst; in umc_v6_7_ecc_info_query_correctable_error_count()
119 adev->umc.channel_idx_tbl[umc_inst * adev->umc.channel_inst_num + ch_inst]; in umc_v6_7_ecc_info_query_correctable_error_count()
137 uint32_t umc_inst, uint32_t ch_inst, in umc_v6_7_ecc_info_querry_uncorrectable_error_count() argument
146 umc_inst, ch_inst); in umc_v6_7_ecc_info_querry_uncorrectable_error_count()
[all …]
Damdgpu_umc.h41 #define LOOP_UMC_CH_INST(ch_inst) for ((ch_inst) = 0; (ch_inst) < adev->umc.channel_inst_num; (ch_i… argument
42 #define LOOP_UMC_INST_AND_CH(umc_inst, ch_inst) LOOP_UMC_INST((umc_inst)) LOOP_UMC_CH_INST((ch_inst… argument
47 #define LOOP_UMC_EACH_NODE_INST_AND_CH(node_inst, umc_inst, ch_inst) \ argument
48 LOOP_UMC_NODE_INST((node_inst)) LOOP_UMC_INST_AND_CH((umc_inst), (ch_inst))
52 uint32_t umc_inst, uint32_t ch_inst, void *data);
112 uint64_t err_addr, uint32_t ch_inst, uint32_t umc_inst);
Dumc_v8_10.c73 uint32_t ch_inst) in get_umc_v8_10_reg_offset() argument
75 return adev->umc.channel_offs * ch_inst + UMC_8_INST_DIST * umc_inst + in get_umc_v8_10_reg_offset()
81 uint32_t ch_inst, void *data) in umc_v8_10_clear_error_count_per_channel() argument
85 get_umc_v8_10_reg_offset(adev, node_inst, umc_inst, ch_inst); in umc_v8_10_clear_error_count_per_channel()
145 uint32_t ch_inst, void *data) in umc_v8_10_query_ecc_error_count() argument
149 get_umc_v8_10_reg_offset(adev, node_inst, umc_inst, ch_inst); in umc_v8_10_query_ecc_error_count()
207 uint32_t ch_inst, uint32_t umc_inst, in umc_v8_10_convert_error_address() argument
219 ch_inst]; in umc_v8_10_convert_error_address()
246 uint32_t ch_inst, void *data) in umc_v8_10_query_error_address() argument
253 get_umc_v8_10_reg_offset(adev, node_inst, umc_inst, ch_inst); in umc_v8_10_query_error_address()
[all …]
Dumc_v6_1.c89 uint32_t ch_inst) in get_umc_6_reg_offset() argument
91 return adev->umc.channel_offs*ch_inst + UMC_6_INST_DIST*umc_inst; in get_umc_6_reg_offset()
148 uint32_t ch_inst = 0; in umc_v6_1_clear_error_count() local
156 LOOP_UMC_INST_AND_CH(umc_inst, ch_inst) { in umc_v6_1_clear_error_count()
159 ch_inst); in umc_v6_1_clear_error_count()
260 uint32_t ch_inst = 0; in umc_v6_1_query_ras_error_count() local
272 LOOP_UMC_INST_AND_CH(umc_inst, ch_inst) { in umc_v6_1_query_ras_error_count()
275 ch_inst); in umc_v6_1_query_ras_error_count()
298 uint32_t ch_inst, in umc_v6_1_query_error_address() argument
303 …uint32_t channel_index = adev->umc.channel_idx_tbl[umc_inst * adev->umc.channel_inst_num + ch_inst… in umc_v6_1_query_error_address()
[all …]
Damdgpu_umc.c29 uint32_t ch_inst, uint32_t umc_inst) in amdgpu_umc_convert_error_address() argument
34 err_data, err_addr, ch_inst, umc_inst); in amdgpu_umc_convert_error_address()
46 uint64_t err_addr, uint32_t ch_inst, uint32_t umc_inst) in amdgpu_umc_page_retirement_mca() argument
64 ch_inst, umc_inst); in amdgpu_umc_page_retirement_mca()
315 uint32_t ch_inst = 0; in amdgpu_umc_loop_channels() local
319 LOOP_UMC_EACH_NODE_INST_AND_CH(node_inst, umc_inst, ch_inst) { in amdgpu_umc_loop_channels()
320 ret = func(adev, node_inst, umc_inst, ch_inst, data); in amdgpu_umc_loop_channels()
323 node_inst, umc_inst, ch_inst, ret); in amdgpu_umc_loop_channels()
328 LOOP_UMC_INST_AND_CH(umc_inst, ch_inst) { in amdgpu_umc_loop_channels()
329 ret = func(adev, 0, umc_inst, ch_inst, data); in amdgpu_umc_loop_channels()
[all …]
Dumc_v6_7.h76 uint32_t ch_inst, uint32_t umc_inst);
Damdgpu_ras.c3047 uint32_t umc_inst = 0, ch_inst = 0; in amdgpu_bad_page_notifier() local
3081 ch_inst = GET_CHAN_INDEX(m->ipid); in amdgpu_bad_page_notifier()
3084 umc_inst, ch_inst); in amdgpu_bad_page_notifier()
3086 if (!amdgpu_umc_page_retirement_mca(adev, m->addr, ch_inst, umc_inst)) in amdgpu_bad_page_notifier()