Home
last modified time | relevance | path

Searched refs:cfgBIF_CFG_DEV0_RC_PCIE_LANE_5_EQUALIZATION_CNTL (Results 1 – 3 of 3) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/nbio/
Dnbio_7_9_0_offset.h8332 #define cfgBIF_CFG_DEV0_RC_PCIE_LANE_5_EQUALIZATION_CNTL … macro
Dnbio_7_7_0_offset.h145 #define cfgBIF_CFG_DEV0_RC_PCIE_LANE_5_EQUALIZATION_CNTL … macro
Dnbio_7_2_0_offset.h137 #define cfgBIF_CFG_DEV0_RC_PCIE_LANE_5_EQUALIZATION_CNTL … macro