Home
last modified time | relevance | path

Searched refs:bit_group_1 (Results 1 – 2 of 2) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/i915/gt/
Dgen8_engine_cs.h54 u32 bit_group_1, u32 offset) in __gen8_emit_pipe_control() argument
59 batch[1] = bit_group_1; in __gen8_emit_pipe_control()
66 u32 bit_group_1, u32 offset) in gen8_emit_pipe_control() argument
68 return __gen8_emit_pipe_control(batch, 0, bit_group_1, offset); in gen8_emit_pipe_control()
72 u32 bit_group_1, u32 offset) in gen12_emit_pipe_control() argument
75 bit_group_1, offset); in gen12_emit_pipe_control()
Dgen8_engine_cs.c257 u32 bit_group_1 = 0; in gen12_emit_flush_rcs() local
282 bit_group_1 |= PIPE_CONTROL_FLUSH_L3; in gen12_emit_flush_rcs()
284 bit_group_1 |= PIPE_CONTROL_TILE_CACHE_FLUSH; in gen12_emit_flush_rcs()
285 bit_group_1 |= PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH; in gen12_emit_flush_rcs()
286 bit_group_1 |= PIPE_CONTROL_DEPTH_CACHE_FLUSH; in gen12_emit_flush_rcs()
288 bit_group_1 |= PIPE_CONTROL_DEPTH_STALL; in gen12_emit_flush_rcs()
289 bit_group_1 |= PIPE_CONTROL_DC_FLUSH_ENABLE; in gen12_emit_flush_rcs()
290 bit_group_1 |= PIPE_CONTROL_FLUSH_ENABLE; in gen12_emit_flush_rcs()
292 bit_group_1 |= PIPE_CONTROL_STORE_DATA_INDEX; in gen12_emit_flush_rcs()
293 bit_group_1 |= PIPE_CONTROL_QW_WRITE; in gen12_emit_flush_rcs()
[all …]