Home
last modified time | relevance | path

Searched refs:assigned (Results 1 – 25 of 1134) sorted by relevance

12345678910>>...46

/linux-6.6.21/arch/arm64/boot/dts/freescale/
Dimx8-ss-dma.dtsi33 assigned-clocks = <&clk IMX_SC_R_SPI_0 IMX_SC_PM_CLK_PER>;
34 assigned-clock-rates = <60000000>;
49 assigned-clocks = <&clk IMX_SC_R_SPI_1 IMX_SC_PM_CLK_PER>;
50 assigned-clock-rates = <60000000>;
65 assigned-clocks = <&clk IMX_SC_R_SPI_2 IMX_SC_PM_CLK_PER>;
66 assigned-clock-rates = <60000000>;
81 assigned-clocks = <&clk IMX_SC_R_SPI_3 IMX_SC_PM_CLK_PER>;
82 assigned-clock-rates = <60000000>;
93 assigned-clocks = <&clk IMX_SC_R_UART_0 IMX_SC_PM_CLK_PER>;
94 assigned-clock-rates = <80000000>;
[all …]
Dimx8ulp.dtsi237 assigned-clocks = <&pcc3 IMX8ULP_CLK_WDOG3>;
238 assigned-clock-parents = <&cgc1 IMX8ULP_CLK_SOSC_DIV2>;
272 assigned-clocks = <&pcc3 IMX8ULP_CLK_LPI2C4>;
273 assigned-clock-parents = <&cgc1 IMX8ULP_CLK_FROSC_DIV2>;
274 assigned-clock-rates = <48000000>;
285 assigned-clocks = <&pcc3 IMX8ULP_CLK_LPI2C5>;
286 assigned-clock-parents = <&cgc1 IMX8ULP_CLK_FROSC_DIV2>;
287 assigned-clock-rates = <48000000>;
318 assigned-clocks = <&pcc3 IMX8ULP_CLK_LPSPI4>;
319 assigned-clock-parents = <&cgc1 IMX8ULP_CLK_FROSC_DIV2>;
[all …]
Dimx8mp.dtsi733 assigned-clocks = <&clk IMX8MP_CLK_A53_SRC>,
738 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
743 assigned-clock-rates = <0>, <0>,
793 assigned-clocks = <&clk IMX8MP_CLK_AUDIO_AHB>,
795 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
797 assigned-clock-rates = <400000000>,
813 assigned-clocks = <&clk IMX8MP_CLK_GPU_AXI>,
815 assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
817 assigned-clock-rates = <800000000>, <400000000>;
845 assigned-clocks = <&clk IMX8MP_CLK_HSIO_AXI>;
[all …]
Dimx8mq-mnt-reform2.dts105 assigned-clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>;
106 assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_800M>;
107 assigned-clock-rates = <25000000>;
175 assigned-clocks = <&clk IMX8MQ_CLK_LCDIF_PIXEL>;
176 assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_800M>;
177 /delete-property/assigned-clock-rates;
235 assigned-clocks = <&clk IMX8MQ_CLK_SAI2>;
236 assigned-clock-parents = <&clk IMX8MQ_CLK_25M>;
237 assigned-clock-rates = <25000000>;
274 assigned-clocks = <&clk IMX8MQ_CLK_USDHC2>;
[all …]
Dimx8mn-evk.dtsi270 assigned-clocks = <&clk IMX8MN_CLK_CLKO1>;
271 assigned-clock-parents = <&clk IMX8MN_CLK_24M>;
272 assigned-clock-rates = <24000000>;
327 assigned-clocks = <&clk IMX8MN_CLK_SAI2>;
328 assigned-clock-parents = <&clk IMX8MN_AUDIO_PLL1_OUT>;
329 assigned-clock-rates = <24576000>;
336 assigned-clocks = <&clk IMX8MN_CLK_SAI3>;
337 assigned-clock-parents = <&clk IMX8MN_AUDIO_PLL1_OUT>;
338 assigned-clock-rates = <24576000>;
350 assigned-clocks = <&clk IMX8MN_CLK_SPDIF1>;
[all …]
/linux-6.6.21/Documentation/devicetree/bindings/sound/
Dnvidia,tegra-audio-graph-card.yaml35 assigned-clocks:
39 assigned-clock-parents:
43 assigned-clock-rates:
63 - assigned-clocks
64 - assigned-clock-parents
79 assigned-clocks = <&tegra_car TEGRA210_CLK_PLL_A>,
82 assigned-clock-parents = <0>, <0>, <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
83 assigned-clock-rates = <368640000>, <49152000>, <12288000>;
101 assigned-clocks = <&tegra_car TEGRA210_CLK_D_AUDIO>;
102 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
[all …]
Dbrcm,cygnus-audio.txt13 - assigned-clocks: PLL and leaf clocks
14 - assigned-clock-parents: parent clocks of the assigned clocks
16 - assigned-clock-rates: List of clock frequencies of the
17 assigned clocks
36 assigned-clocks = <&audiopll BCM_CYGNUS_AUDIOPLL>,
40 assigned-clock-parents = <&audiopll BCM_CYGNUS_AUDIOPLL>;
41 assigned-clock-rates = <1769470191>,
Dnvidia,tegra210-ahub.yaml43 assigned-clocks:
46 assigned-clock-parents:
49 assigned-clock-rates:
122 - assigned-clocks
123 - assigned-clock-parents
139 assigned-clocks = <&tegra_car TEGRA210_CLK_D_AUDIO>;
140 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
176 assigned-clocks = <&tegra_car TEGRA210_CLK_I2S0>;
177 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
178 assigned-clock-rates = <1536000>;
[all …]
Dnvidia,tegra210-dmic.yaml45 assigned-clocks:
48 assigned-clock-parents:
51 assigned-clock-rates:
79 - assigned-clocks
80 - assigned-clock-parents
93 assigned-clocks = <&tegra_car TEGRA210_CLK_DMIC1>;
94 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
95 assigned-clock-rates = <3072000>;
Dnvidia,tegra186-dspk.yaml45 assigned-clocks:
48 assigned-clock-parents:
51 assigned-clock-rates:
79 - assigned-clocks
80 - assigned-clock-parents
94 assigned-clocks = <&bpmp TEGRA186_CLK_DSPK1>;
95 assigned-clock-parents = <&bpmp TEGRA186_CLK_PLL_A_OUT0>;
96 assigned-clock-rates = <12288000>;
Dnvidia,tegra210-i2s.yaml58 assigned-clocks:
62 assigned-clock-parents:
66 assigned-clock-rates:
95 - assigned-clocks
96 - assigned-clock-parents
109 assigned-clocks = <&tegra_car TEGRA210_CLK_I2S0>;
110 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_A_OUT0>;
111 assigned-clock-rates = <1536000>;
Dmt2701-afe-pcm.txt47 - assigned-clocks: list of input clocks and dividers for the audio system.
49 - assigned-clocks-parents: parent of input clocks of assigned clocks.
50 - assigned-clock-rates: list of clock frequencies of assigned clocks.
138 assigned-clocks = <&topckgen CLK_TOP_AUD_MUX1_SEL>,
142 assigned-clock-parents = <&topckgen CLK_TOP_AUD1PLL_98M>,
144 assigned-clock-rates = <0>, <0>, <49152000>, <45158400>;
/linux-6.6.21/Documentation/devicetree/bindings/phy/
Dti,phy-j721e-wiz.yaml95 assigned-clocks:
98 assigned-clock-parents:
104 - assigned-clocks
105 - assigned-clock-parents
131 assigned-clocks:
134 assigned-clock-parents:
140 - assigned-clocks
141 - assigned-clock-parents
210 assigned-clocks = <&k3_clks 292 11>, <&k3_clks 292 0>;
211 assigned-clock-parents = <&k3_clks 292 15>, <&k3_clks 292 4>;
[all …]
Dmixel,mipi-dsi-phy.yaml65 - assigned-clocks
66 - assigned-clock-parents
67 - assigned-clock-rates
76 assigned-clocks: false
77 assigned-clock-parents: false
78 assigned-clock-rates: false
93 assigned-clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>;
94 assigned-clock-parents = <&clk IMX8MQ_VIDEO_PLL1_OUT>;
95 assigned-clock-rates = <24000000>;
/linux-6.6.21/arch/arm/boot/dts/nxp/imx/
Dimx7ulp.dtsi154 assigned-clocks = <&pcc2 IMX7ULP_CLK_LPUART4>;
155 assigned-clock-parents = <&scg1 IMX7ULP_CLK_SOSC_BUS_CLK>;
156 assigned-clock-rates = <24000000>;
166 assigned-clocks = <&pcc2 IMX7ULP_CLK_LPUART5>;
167 assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC>;
168 assigned-clock-rates = <48000000>;
175 assigned-clocks = <&pcc2 IMX7ULP_CLK_LPTPM4>;
176 assigned-clock-parents = <&scg1 IMX7ULP_CLK_SOSC_BUS_CLK>;
262 assigned-clocks = <&pcc2 IMX7ULP_CLK_WDG1>;
263 assigned-clock-parents = <&scg1 IMX7ULP_CLK_FIRC_BUS_CLK>;
[all …]
/linux-6.6.21/arch/arm64/boot/dts/ti/
Dk3-am62-main.dtsi68 assigned-clocks = <&k3_clks 157 0>;
69 assigned-clock-parents = <&k3_clks 157 8>;
77 assigned-clocks = <&k3_clks 157 10>;
78 assigned-clock-parents = <&k3_clks 157 18>;
239 assigned-clocks = <&k3_clks 36 2>;
240 assigned-clock-parents = <&k3_clks 36 3>;
251 assigned-clocks = <&k3_clks 37 2>;
252 assigned-clock-parents = <&k3_clks 37 3>;
263 assigned-clocks = <&k3_clks 38 2>;
264 assigned-clock-parents = <&k3_clks 38 3>;
[all …]
Dk3-j721s2-mcu-wakeup.dtsi156 assigned-clocks = <&k3_clks 35 1>;
157 assigned-clock-parents = <&k3_clks 35 2>;
170 assigned-clocks = <&k3_clks 83 1>;
171 assigned-clock-parents = <&k3_clks 83 2>;
184 assigned-clocks = <&k3_clks 84 1>;
185 assigned-clock-parents = <&k3_clks 84 2>;
198 assigned-clocks = <&k3_clks 85 1>;
199 assigned-clock-parents = <&k3_clks 85 2>;
212 assigned-clocks = <&k3_clks 86 1>;
213 assigned-clock-parents = <&k3_clks 86 2>;
[all …]
Dk3-j7200-main.dtsi696 assigned-clocks = <&k3_clks 292 85>;
697 assigned-clock-parents = <&k3_clks 292 89>;
703 assigned-clocks = <&wiz0_pll0_refclk>;
704 assigned-clock-parents = <&k3_clks 292 85>;
711 assigned-clocks = <&wiz0_pll1_refclk>;
712 assigned-clock-parents = <&k3_clks 292 85>;
719 assigned-clocks = <&wiz0_refclk_dig>;
720 assigned-clock-parents = <&k3_clks 292 85>;
797 assigned-clocks = <&k3_clks 288 12>; /* USB2_REFCLK */
798 assigned-clock-parents = <&k3_clks 288 13>; /* HFOSC0 */
[all …]
Dk3-j721e-mcu-wakeup.dtsi101 assigned-clocks = <&k3_clks 35 1>;
102 assigned-clock-parents = <&k3_clks 35 2>;
115 assigned-clocks = <&k3_clks 71 1>, <&k3_clks 322 0>;
116 assigned-clock-parents = <&k3_clks 71 2>, <&k3_clks 322 1>;
129 assigned-clocks = <&k3_clks 72 1>;
130 assigned-clock-parents = <&k3_clks 72 2>;
143 assigned-clocks = <&k3_clks 73 1>, <&k3_clks 323 0>;
144 assigned-clock-parents = <&k3_clks 73 2>, <&k3_clks 323 1>;
157 assigned-clocks = <&k3_clks 74 1>;
158 assigned-clock-parents = <&k3_clks 74 2>;
[all …]
Dk3-j784s4-mcu-wakeup.dtsi160 assigned-clocks = <&k3_clks 35 2>;
161 assigned-clock-parents = <&k3_clks 35 3>;
175 assigned-clocks = <&k3_clks 117 2>;
176 assigned-clock-parents = <&k3_clks 117 3>;
189 assigned-clocks = <&k3_clks 118 2>;
190 assigned-clock-parents = <&k3_clks 118 3>;
203 assigned-clocks = <&k3_clks 119 2>;
204 assigned-clock-parents = <&k3_clks 119 3>;
217 assigned-clocks = <&k3_clks 120 2>;
218 assigned-clock-parents = <&k3_clks 120 3>;
[all …]
Dk3-j7200-mcu-wakeup.dtsi44 assigned-clocks = <&k3_clks 35 1>;
45 assigned-clock-parents = <&k3_clks 35 2>;
57 assigned-clocks = <&k3_clks 71 1>, <&k3_clks 308 0>;
58 assigned-clock-parents = <&k3_clks 71 2>, <&k3_clks 308 1>;
70 assigned-clocks = <&k3_clks 72 1>;
71 assigned-clock-parents = <&k3_clks 72 2>;
83 assigned-clocks = <&k3_clks 73 1>, <&k3_clks 309 0>;
84 assigned-clock-parents = <&k3_clks 73 2>, <&k3_clks 309 1>;
96 assigned-clocks = <&k3_clks 74 1>;
97 assigned-clock-parents = <&k3_clks 74 2>;
[all …]
/linux-6.6.21/arch/arm/boot/dts/samsung/
Dexynos4412-odroid-common.dtsi129 assigned-clocks = <&clock CLK_FOUT_EPLL>;
130 assigned-clock-rates = <45158401>;
134 assigned-clocks = <&clock_audss EXYNOS_MOUT_AUDSS>,
140 assigned-clock-parents = <&clock CLK_FOUT_EPLL>,
143 assigned-clock-rates = <0>, <0>,
211 assigned-clocks = <&clock CLK_MOUT_FIMC0>,
213 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
214 assigned-clock-rates = <0>, <176000000>;
219 assigned-clocks = <&clock CLK_MOUT_FIMC1>,
221 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
[all …]
/linux-6.6.21/Documentation/devicetree/bindings/ufs/
Dti,j721e-ufs.yaml28 assigned-clocks:
31 assigned-clock-parents:
71 assigned-clocks = <&k3_clks 277 1>;
72 assigned-clock-parents = <&k3_clks 277 4>;
85 assigned-clocks = <&k3_clks 277 1>;
86 assigned-clock-parents = <&k3_clks 277 4>;
/linux-6.6.21/Documentation/devicetree/bindings/iio/adc/
Dnxp,imx8qxp-adc.yaml33 assigned-clocks:
36 assigned-clock-rates:
57 - assigned-clocks
58 - assigned-clock-rates
78 assigned-clocks = <&clk IMX_SC_R_ADC_0>;
79 assigned-clock-rates = <24000000>;
/linux-6.6.21/arch/mips/boot/dts/img/
Dpistachio.dtsi51 assigned-clocks = <&clk_periph PERIPH_CLK_I2C0_PRE_DIV>,
53 assigned-clock-rates = <100000000>, <33333334>;
69 assigned-clocks = <&clk_periph PERIPH_CLK_I2C1_PRE_DIV>,
71 assigned-clock-rates = <100000000>, <33333334>;
87 assigned-clocks = <&clk_periph PERIPH_CLK_I2C2_PRE_DIV>,
89 assigned-clock-rates = <100000000>, <33333334>;
105 assigned-clocks = <&clk_periph PERIPH_CLK_I2C3_PRE_DIV>,
107 assigned-clock-rates = <100000000>, <33333334>;
141 assigned-clocks = <&clk_core CLK_I2S_DIV>;
142 assigned-clock-rates = <12288000>;
[all …]

12345678910>>...46