/linux-6.6.21/drivers/clk/mediatek/ |
D | clk-mt7986-apmixed.c | 23 #define PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 27 .id = _id, .name = _name, .reg = _reg, .pwr_reg = _pwr_reg, \ 36 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument 38 PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
|
D | clk-mt7981-apmixed.c | 25 #define PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 29 .id = _id, .name = _name, .reg = _reg, .pwr_reg = _pwr_reg, \ 38 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument 40 PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
|
D | clk-mt8516-apmixedsys.c | 23 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 29 .pwr_reg = _pwr_reg, \ 43 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 46 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
|
D | clk-mt8167-apmixedsys.c | 22 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 28 .pwr_reg = _pwr_reg, \ 42 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 45 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
|
D | clk-mt7622-apmixedsys.c | 20 #define PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\ argument 26 .pwr_reg = _pwr_reg, \ 41 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 44 PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\
|
D | clk-mt2712-apmixedsys.c | 21 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 28 .pwr_reg = _pwr_reg, \ 44 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 47 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
|
D | clk-mt8365-apmixedsys.c | 19 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 26 .pwr_reg = _pwr_reg, \ 45 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 49 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
|
D | clk-mt8183-apmixedsys.c | 54 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument 62 .pwr_reg = _pwr_reg, \ 81 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument 86 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
|
D | clk-mt8173-apmixedsys.c | 24 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 30 .pwr_reg = _pwr_reg, \ 44 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 47 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
|
D | clk-mt8192-apmixedsys.c | 35 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument 43 .pwr_reg = _pwr_reg, \ 63 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument 67 PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
|
D | clk-mt8135-apmixedsys.c | 20 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, _pd_shift, _tuner_reg,… argument 24 .pwr_reg = _pwr_reg, \
|
D | clk-mt8195-apusys_pll.c | 28 #define PLL(_id, _name, _reg, _pwr_reg, _pd_reg, _pcw_reg) { \ argument 32 .pwr_reg = _pwr_reg, \
|
D | clk-mt8188-apmixedsys.c | 32 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument 40 .pwr_reg = _pwr_reg, \
|
D | clk-mt7629.c | 23 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 29 .pwr_reg = _pwr_reg, \ 44 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 47 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
|
D | clk-mt8186-apmixedsys.c | 19 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument 26 .pwr_reg = _pwr_reg, \
|
D | clk-mt6797.c | 599 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 605 .pwr_reg = _pwr_reg, \ 619 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 622 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
|
D | clk-mt6795-apmixedsys.c | 26 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 31 .pwr_reg = _pwr_reg, \
|
D | clk-mt8195-apmixedsys.c | 33 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument 41 .pwr_reg = _pwr_reg, \
|
D | clk-mt6765.c | 671 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 677 .pwr_reg = _pwr_reg, \ 695 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument 699 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
|
D | clk-mt6779.c | 1145 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument 1153 .pwr_reg = _pwr_reg, \ 1172 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument 1177 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
|
D | clk-mt2701.c | 921 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument 926 .pwr_reg = _pwr_reg, \
|