| /linux-6.6.21/drivers/gpio/ |
| D | gpio-tegra186.c | 995 #define TEGRA186_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \ argument
998 .bank = _bank, \
1038 #define TEGRA186_AON_GPIO_PORT(_name, _bank, _port, _pins) \ argument
1041 .bank = _bank, \
1066 #define TEGRA194_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \ argument
1069 .bank = _bank, \
1122 #define TEGRA194_AON_GPIO_PORT(_name, _bank, _port, _pins) \ argument
1125 .bank = _bank, \
1148 #define TEGRA234_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \ argument
1151 .bank = _bank, \
[all …]
|
| /linux-6.6.21/drivers/crypto/intel/qat/qat_common/ |
| D | adf_gen4_hw_data.h | 46 u32 _bank = bank; \
53 ADF_RING_BUNDLE_SIZE * (_bank) + \
56 ADF_RING_BUNDLE_SIZE * (_bank) + \
|
| /linux-6.6.21/arch/mips/include/asm/sn/ |
| D | klconfig.h | 630 #define KLCONFIG_MEMBNK_SIZE(_info, _bank) \ argument
631 ((_info)->membnk_bnksz[(_bank)])
635 #define KLCONFIG_MEMBNK_PREMIUM(_info, _bank) \ argument
636 ((_info)->membnk_attr & (MEMBNK_PREMIUM << (_bank)))
|
| /linux-6.6.21/drivers/pinctrl/sunxi/ |
| D | pinctrl-sunxi.h | 218 #define SUNXI_FUNCTION_IRQ_BANK(_val, _bank, _irq) \ argument
222 .irqbank = _bank, \
|
| /linux-6.6.21/drivers/pinctrl/ |
| D | pinctrl-pistachio.c | 1316 #define GPIO_BANK(_bank, _pin_base, _npins) \ argument
1318 .instance = (_bank), \
1322 .label = "GPIO" #_bank, \
|
| D | pinctrl-pic32.c | 2111 #define GPIO_BANK(_bank, _npins) \ argument
2114 .label = "GPIO" #_bank, \
2123 .base = GPIO_BANK_START(_bank), \
2127 .instance = (_bank), \
|
| /linux-6.6.21/drivers/net/ethernet/fungible/funcore/ |
| D | fun_hci.h | 642 #define FUN_ADMIN_PORT_XCVR_READ_REQ_INIT(_flags, _id, _bank, _page, \ argument
647 .bank = (_bank), .page = (_page), .offset = (_offset), \
|
| /linux-6.6.21/drivers/regulator/ |
| D | ab8500.c | 1158 #define REG_INIT(_id, _bank, _addr, _mask) \ argument
1160 .bank = _bank, \
|
| /linux-6.6.21/drivers/net/ethernet/broadcom/bnx2x/ |
| D | bnx2x_link.c | 203 #define CL22_WR_OVER_CL45(_bp, _phy, _bank, _addr, _val) \ argument
206 (_bank + (_addr & 0xf)), \
209 #define CL22_RD_OVER_CL45(_bp, _phy, _bank, _addr, _val) \ argument
212 (_bank + (_addr & 0xf)), \
|