Searched refs:WB_EC_CONFIG (Results 1 – 3 of 3) sorted by relevance
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dcn20/ |
D | dcn20_dwb.h | 32 SRI2_DWB(WB_EC_CONFIG, CNV, inst),\ 80 SF_DWB(WB_EC_CONFIG, DISPCLK_R_WB_GATE_DIS, mask_sh),\ 81 SF_DWB(WB_EC_CONFIG, DISPCLK_G_WB_GATE_DIS, mask_sh),\ 82 SF_DWB(WB_EC_CONFIG, DISPCLK_G_WBSCL_GATE_DIS, mask_sh),\ 83 SF_DWB(WB_EC_CONFIG, WB_TEST_CLK_SEL, mask_sh),\ 84 SF_DWB(WB_EC_CONFIG, WB_LB_LS_DIS, mask_sh),\ 85 SF_DWB(WB_EC_CONFIG, WB_LB_SD_DIS, mask_sh),\ 86 SF_DWB(WB_EC_CONFIG, WB_LUT_LS_DIS, mask_sh),\ 87 SF_DWB(WB_EC_CONFIG, WBSCL_LB_MEM_PWR_MODE_SEL, mask_sh),\ 88 SF_DWB(WB_EC_CONFIG, WBSCL_LB_MEM_PWR_DIS, mask_sh),\ [all …]
|
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dcn10/ |
D | dcn10_dwb.c | 72 REG_UPDATE_5(WB_EC_CONFIG, DISPCLK_R_WB_GATE_DIS, 1, in dwb1_enable() 96 REG_UPDATE_5(WB_EC_CONFIG, DISPCLK_R_WB_GATE_DIS, 0, in dwb1_disable()
|
D | dcn10_dwb.h | 53 SRI(WB_EC_CONFIG, CNV, inst),\ 216 uint32_t WB_EC_CONFIG; member
|