Home
last modified time | relevance | path

Searched refs:SPLL_FB_DIV_MASK (Results 1 – 18 of 18) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/radeon/
Drv740d.h39 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
Drv730d.h42 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
Drs780d.h33 # define SPLL_FB_DIV_MASK (0xff << 2) macro
Drv740_dpm.c153 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK; in rv740_populate_sclk_value()
Drv730_dpm.c84 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK; in rv730_populate_sclk_value()
Drv770d.h106 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
Dnid.h552 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
Drs780_dpm.c212 u32 fbdiv = (RREG32(CG_SPLL_FUNC_CNTL) & SPLL_FB_DIV_MASK) >> SPLL_FB_DIV_SHIFT; in rs780_preset_starting_fbdiv()
Dsid.h101 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
Dcikd.h262 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
Devergreend.h88 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
Dr600d.h1276 # define SPLL_FB_DIV_MASK (0xff << 5) macro
Dni_dpm.c2036 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK; in ni_calculate_sclk_params()
2117 fb_div = (sclk_params.vCG_SPLL_FUNC_CNTL_3 & SPLL_FB_DIV_MASK) >> SPLL_FB_DIV_SHIFT; in ni_init_smc_spll_table()
Drv770_dpm.c535 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK; in rv770_populate_sclk_value()
Dsi_dpm.c2851 fb_div = (sclk_params.vCG_SPLL_FUNC_CNTL_3 & SPLL_FB_DIV_MASK) >> SPLL_FB_DIV_SHIFT; in si_init_smc_spll_table()
4800 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK; in si_calculate_sclk_params()
Dci_dpm.c3144 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK; in ci_calculate_sclk_params()
/linux-6.6.21/drivers/gpu/drm/amd/amdgpu/
Dsid.h102 #define SPLL_FB_DIV_MASK (0x3ffffff << 0) macro
/linux-6.6.21/drivers/gpu/drm/amd/pm/legacy-dpm/
Dsi_dpm.c2966 fb_div = (sclk_params.vCG_SPLL_FUNC_CNTL_3 & SPLL_FB_DIV_MASK) >> SPLL_FB_DIV_SHIFT; in si_init_smc_spll_table()
5302 spll_func_cntl_3 &= ~SPLL_FB_DIV_MASK; in si_calculate_sclk_params()