Home
last modified time | relevance | path

Searched refs:SH_MEM_BASES (Results 1 – 7 of 7) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/radeon/
Dcik_sdma.c964 radeon_ring_write(ring, SH_MEM_BASES >> 2); in cik_dma_vm_flush()
Dcikd.h1163 #define SH_MEM_BASES 0x8C28 macro
Dcik.c5510 WREG32(SH_MEM_BASES, 0); in cik_pcie_gart_enable()
5706 radeon_ring_write(ring, SH_MEM_BASES >> 2); in cik_vm_flush()
/linux-6.6.21/drivers/gpu/drm/amd/amdgpu/
Dgfx_v9_4_3.c993 tmp = REG_SET_FIELD(0, SH_MEM_BASES, PRIVATE_BASE, in gfx_v9_4_3_xcc_constants_init()
996 tmp = REG_SET_FIELD(tmp, SH_MEM_BASES, SHARED_BASE, in gfx_v9_4_3_xcc_constants_init()
Dgfx_v11_0.c1728 tmp = REG_SET_FIELD(0, SH_MEM_BASES, PRIVATE_BASE, in gfx_v11_0_constants_init()
1730 tmp = REG_SET_FIELD(tmp, SH_MEM_BASES, SHARED_BASE, in gfx_v11_0_constants_init()
Dgfx_v9_0.c2411 tmp = REG_SET_FIELD(0, SH_MEM_BASES, PRIVATE_BASE, in gfx_v9_0_constants_init()
2413 tmp = REG_SET_FIELD(tmp, SH_MEM_BASES, SHARED_BASE, in gfx_v9_0_constants_init()
Dgfx_v10_0.c4992 tmp = REG_SET_FIELD(0, SH_MEM_BASES, PRIVATE_BASE, in gfx_v10_0_constants_init()
4994 tmp = REG_SET_FIELD(tmp, SH_MEM_BASES, SHARED_BASE, in gfx_v10_0_constants_init()