Home
last modified time | relevance | path

Searched refs:SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT (Results 1 – 12 of 12) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/sdma1/
Dsdma1_4_0_sh_mask.h551 #define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT 0x12 macro
Dsdma1_4_2_2_sh_mask.h553 #define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT … macro
Dsdma1_4_2_sh_mask.h549 #define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT … macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_2_0_sh_mask.h1504 #define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT 0x12 macro
Doss_2_4_sh_mask.h1670 #define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT 0x12 macro
Doss_3_0_1_sh_mask.h2188 #define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT 0x12 macro
Doss_3_0_sh_mask.h2492 #define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT 0x12 macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/sdma/
Dsdma_4_4_0_sh_mask.h3056 #define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT … macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_11_0_0_sh_mask.h2762 #define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT … macro
Dgc_10_1_0_sh_mask.h3031 #define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT … macro
Dgc_11_0_3_sh_mask.h2838 #define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT … macro
Dgc_10_3_0_sh_mask.h3140 #define SDMA1_STATUS1_REG__CE_WR_STALL__SHIFT … macro