Home
last modified time | relevance | path

Searched refs:SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT (Results 1 – 11 of 11) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_sh_mask.h1423 #define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT macro
Dsdma0_4_0_sh_mask.h1617 #define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT 0x2 macro
Dsdma0_4_2_2_sh_mask.h1637 #define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT macro
Dsdma0_4_2_sh_mask.h1627 #define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_2_0_sh_mask.h1192 #define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT 0x2 macro
Doss_2_4_sh_mask.h1312 #define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT 0x2 macro
Doss_3_0_1_sh_mask.h1762 #define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT 0x2 macro
Doss_3_0_sh_mask.h2078 #define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT 0x2 macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/sdma/
Dsdma_4_4_0_sh_mask.h1421 #define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_sh_mask.h1405 #define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT macro
Dgc_10_3_0_sh_mask.h1438 #define SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__ADDR__SHIFT macro