Home
last modified time | relevance | path

Searched refs:SDMA0_PHASE1_QUANTUM__UNIT__SHIFT (Results 1 – 11 of 11) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_sh_mask.h602 #define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT … macro
Dsdma0_4_0_sh_mask.h603 #define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT 0x0 macro
Dsdma0_4_2_2_sh_mask.h611 #define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT … macro
Dsdma0_4_2_sh_mask.h605 #define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT … macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_2_0_sh_mask.h1018 #define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT 0x0 macro
Doss_2_4_sh_mask.h1108 #define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT 0x0 macro
Doss_3_0_1_sh_mask.h1128 #define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT 0x0 macro
Doss_3_0_sh_mask.h1634 #define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT 0x0 macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/sdma/
Dsdma_4_4_0_sh_mask.h298 #define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT … macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_sh_mask.h317 #define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT … macro
Dgc_10_3_0_sh_mask.h318 #define SDMA0_PHASE1_QUANTUM__UNIT__SHIFT … macro