Home
last modified time | relevance | path

Searched refs:SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT (Results 1 – 12 of 12) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_sh_mask.h407 #define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT … macro
Dsdma0_4_0_sh_mask.h408 #define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT 0x1e macro
Dsdma0_4_2_2_sh_mask.h414 #define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT … macro
Dsdma0_4_2_sh_mask.h408 #define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT … macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_2_4_sh_mask.h952 #define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT 0x1e macro
Doss_3_0_1_sh_mask.h970 #define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT 0x1e macro
Doss_3_0_sh_mask.h1476 #define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT 0x1e macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/sdma/
Dsdma_4_4_0_sh_mask.h100 #define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT … macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_11_0_0_sh_mask.h60 #define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT … macro
Dgc_10_1_0_sh_mask.h102 #define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT … macro
Dgc_11_0_3_sh_mask.h61 #define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT … macro
Dgc_10_3_0_sh_mask.h97 #define SDMA0_CNTL__IB_PREEMPT_INT_ENABLE__SHIFT … macro