Searched refs:SCLK_SPDIF (Results 1 – 20 of 20) sorted by relevance
| /linux-6.6.21/include/dt-bindings/clock/ |
| D | rk3036-cru.h | 27 #define SCLK_SPDIF 83 macro
|
| D | exynos7-clk.h | 119 #define SCLK_SPDIF 27 macro
|
| D | s5pv210.h | 187 #define SCLK_SPDIF 165 macro
|
| D | rk3188-cru-common.h | 34 #define SCLK_SPDIF 78 macro
|
| D | rk3128-cru.h | 30 #define SCLK_SPDIF 83 macro
|
| D | rk3228-cru.h | 30 #define SCLK_SPDIF 83 macro
|
| D | rk3328-cru.h | 35 #define SCLK_SPDIF 46 macro
|
| D | rk3288-cru.h | 38 #define SCLK_SPDIF 83 macro
|
| /linux-6.6.21/Documentation/devicetree/bindings/sound/ |
| D | rockchip-spdif.yaml | 100 clocks = <&cru SCLK_SPDIF>, <&cru HCLK_SPDIF>;
|
| /linux-6.6.21/drivers/clk/rockchip/ |
| D | clk-rk3036.c | 166 MUX(SCLK_SPDIF, "sclk_spdif", mux_spdif_p, 0,
|
| D | clk-rk3128.c | 182 MUX(SCLK_SPDIF, "sclk_spdif", mux_sclk_spdif_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3228.c | 196 MUX(SCLK_SPDIF, "sclk_spdif", mux_sclk_spdif_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3188.c | 256 MUX(SCLK_SPDIF, "sclk_spdif", mux_sclk_spdif_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3328.c | 249 MUX(SCLK_SPDIF, "sclk_spdif", mux_spdif_p, CLK_SET_RATE_PARENT,
|
| D | clk-rk3288.c | 382 GATE(SCLK_SPDIF, "sclk_spdif", "spdif_mux", CLK_SET_RATE_PARENT,
|
| /linux-6.6.21/drivers/clk/samsung/ |
| D | clk-s5pv210.c | 669 GATE(SCLK_SPDIF, "sclk_spdif", "mout_spdif", CLK_SRC_MASK0, 27,
|
| D | clk-exynos7.c | 798 GATE(SCLK_SPDIF, "sclk_spdif_user", "sclk_spdif",
|
| /linux-6.6.21/arch/arm/boot/dts/rockchip/ |
| D | rk3188.dtsi | 185 clocks = <&cru SCLK_SPDIF>, <&cru HCLK_SPDIF>;
|
| D | rk322x.dtsi | 163 clocks = <&cru SCLK_SPDIF>, <&cru HCLK_SPDIF_8CH>;
|
| /linux-6.6.21/arch/arm64/boot/dts/rockchip/ |
| D | rk3328.dtsi | 253 clocks = <&cru SCLK_SPDIF>, <&cru HCLK_SPDIF_8CH>;
|