| D | bpf_jit.h | 56 #define A64_LS_REG(Rt, Rn, Rm, size, type) \ argument
57 aarch64_insn_gen_load_store_reg(Rt, Rn, Rm, \
212 #define A64_ADDSUB_SREG(sf, Rd, Rn, Rm, type) \ argument
213 aarch64_insn_gen_add_sub_shifted_reg(Rd, Rn, Rm, 0, \
216 #define A64_ADD(sf, Rd, Rn, Rm) A64_ADDSUB_SREG(sf, Rd, Rn, Rm, ADD) argument
217 #define A64_SUB(sf, Rd, Rn, Rm) A64_ADDSUB_SREG(sf, Rd, Rn, Rm, SUB) argument
218 #define A64_SUBS(sf, Rd, Rn, Rm) A64_ADDSUB_SREG(sf, Rd, Rn, Rm, SUB_SETFLAGS) argument
220 #define A64_NEG(sf, Rd, Rm) A64_SUB(sf, Rd, A64_ZR, Rm) argument
222 #define A64_CMP(sf, Rn, Rm) A64_SUBS(sf, A64_ZR, Rn, Rm) argument
234 #define A64_DATA2(sf, Rd, Rn, Rm, type) aarch64_insn_gen_data2(Rd, Rn, Rm, \ argument
[all …]
|