Home
last modified time | relevance | path

Searched refs:MemoryLevel (Results 1 – 14 of 14) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/pm/powerplay/smumgr/
Dci_smumgr.c1309 …_t level_array_address = smu_data->dpm_table_start + offsetof(SMU7_Discrete_DpmTable, MemoryLevel); in ci_populate_all_memory_levels()
1311 SMU7_Discrete_MemoryLevel *levels = smu_data->smc_state_table.MemoryLevel; in ci_populate_all_memory_levels()
1320 &(smu_data->smc_state_table.MemoryLevel[i])); in ci_populate_all_memory_levels()
1325 smu_data->smc_state_table.MemoryLevel[0].EnabledForActivity = 1; in ci_populate_all_memory_levels()
1331 smu_data->smc_state_table.MemoryLevel[1].MinVddci = in ci_populate_all_memory_levels()
1332 smu_data->smc_state_table.MemoryLevel[0].MinVddci; in ci_populate_all_memory_levels()
1333 smu_data->smc_state_table.MemoryLevel[1].MinMvdd = in ci_populate_all_memory_levels()
1334 smu_data->smc_state_table.MemoryLevel[0].MinMvdd; in ci_populate_all_memory_levels()
1336 smu_data->smc_state_table.MemoryLevel[0].ActivityLevel = 0x1F; in ci_populate_all_memory_levels()
1337 CONVERT_FROM_HOST_TO_SMC_US(smu_data->smc_state_table.MemoryLevel[0].ActivityLevel); in ci_populate_all_memory_levels()
[all …]
Dtonga_smumgr.c1097 offsetof(SMU72_Discrete_DpmTable, MemoryLevel); in tonga_populate_all_memory_levels()
1102 smu_data->smc_state_table.MemoryLevel; in tonga_populate_all_memory_levels()
1114 &(smu_data->smc_state_table.MemoryLevel[i])); in tonga_populate_all_memory_levels()
1120 smu_data->smc_state_table.MemoryLevel[0].EnabledForActivity = 1; in tonga_populate_all_memory_levels()
1127 smu_data->smc_state_table.MemoryLevel[0].ActivityLevel = 0x1F; in tonga_populate_all_memory_levels()
1128 CONVERT_FROM_HOST_TO_SMC_US(smu_data->smc_state_table.MemoryLevel[0].ActivityLevel); in tonga_populate_all_memory_levels()
1133 …smu_data->smc_state_table.MemoryLevel[dpm_table->mclk_table.count-1].DisplayWatermark = PPSMC_DISP… in tonga_populate_all_memory_levels()
1242 smu_data->smc_state_table.MemoryLevel[0].MinVoltage; in tonga_populate_smc_acpi_level()
3160 offsetof(SMU72_Discrete_DpmTable, MemoryLevel); in tonga_update_dpm_settings()
3162 smu_data->smc_state_table.MemoryLevel; in tonga_update_dpm_settings()
Diceland_smumgr.c1354 …rray_adress = smu_data->smu7_data.dpm_table_start + offsetof(SMU71_Discrete_DpmTable, MemoryLevel); in iceland_populate_all_memory_levels()
1356 SMU71_Discrete_MemoryLevel *levels = smu_data->smc_state_table.MemoryLevel; in iceland_populate_all_memory_levels()
1365 &(smu_data->smc_state_table.MemoryLevel[i])); in iceland_populate_all_memory_levels()
1372 smu_data->smc_state_table.MemoryLevel[0].EnabledForActivity = 1; in iceland_populate_all_memory_levels()
1379 smu_data->smc_state_table.MemoryLevel[0].ActivityLevel = 0x1F; in iceland_populate_all_memory_levels()
1380 CONVERT_FROM_HOST_TO_SMC_US(smu_data->smc_state_table.MemoryLevel[0].ActivityLevel); in iceland_populate_all_memory_levels()
1385 …smu_data->smc_state_table.MemoryLevel[dpm_table->mclk_table.count-1].DisplayWatermark = PPSMC_DISP… in iceland_populate_all_memory_levels()
Dpolaris10_smumgr.c155 graphics_level_address = dpm_table_start + offsetof(SMU74_Discrete_DpmTable, MemoryLevel); in polaris10_setup_graphics_level_structure()
1216 offsetof(SMU74_Discrete_DpmTable, MemoryLevel); in polaris10_populate_all_memory_levels()
1220 smu_data->smc_state_table.MemoryLevel; in polaris10_populate_all_memory_levels()
1242 smu_data->smc_state_table.MemoryLevel[i].EnabledForActivity = in polaris10_populate_all_memory_levels()
2599 offsetof(SMU74_Discrete_DpmTable, MemoryLevel); in polaris10_update_dpm_settings()
2601 smu_data->smc_state_table.MemoryLevel; in polaris10_update_dpm_settings()
Dfiji_smumgr.c1227 offsetof(SMU73_Discrete_DpmTable, MemoryLevel); in fiji_populate_all_memory_levels()
1231 smu_data->smc_state_table.MemoryLevel; in fiji_populate_all_memory_levels()
2561 offsetof(SMU73_Discrete_DpmTable, MemoryLevel); in fiji_update_dpm_settings()
2563 smu_data->smc_state_table.MemoryLevel; in fiji_update_dpm_settings()
Dvegam_smumgr.c1042 offsetof(SMU75_Discrete_DpmTable, MemoryLevel); in vegam_populate_all_memory_levels()
1046 smu_data->smc_state_table.MemoryLevel; in vegam_populate_all_memory_levels()
/linux-6.6.21/drivers/gpu/drm/radeon/
Dsmu7_discrete.h324 SMU7_Discrete_MemoryLevel MemoryLevel [SMU7_MAX_LEVELS_MEMORY]; member
Dci_dpm.c3289 offsetof(SMU7_Discrete_DpmTable, MemoryLevel); in ci_populate_all_memory_levels()
3292 SMU7_Discrete_MemoryLevel *levels = pi->smc_state_table.MemoryLevel; in ci_populate_all_memory_levels()
3302 &pi->smc_state_table.MemoryLevel[i]); in ci_populate_all_memory_levels()
3307 pi->smc_state_table.MemoryLevel[0].EnabledForActivity = 1; in ci_populate_all_memory_levels()
3311 pi->smc_state_table.MemoryLevel[1].MinVddc = in ci_populate_all_memory_levels()
3312 pi->smc_state_table.MemoryLevel[0].MinVddc; in ci_populate_all_memory_levels()
3313 pi->smc_state_table.MemoryLevel[1].MinVddcPhases = in ci_populate_all_memory_levels()
3314 pi->smc_state_table.MemoryLevel[0].MinVddcPhases; in ci_populate_all_memory_levels()
3317 pi->smc_state_table.MemoryLevel[0].ActivityLevel = cpu_to_be16(0x1F); in ci_populate_all_memory_levels()
3323 pi->smc_state_table.MemoryLevel[dpm_table->mclk_table.count - 1].DisplayWatermark = in ci_populate_all_memory_levels()
/linux-6.6.21/drivers/gpu/drm/amd/pm/powerplay/inc/
Dsmu7_discrete.h325 SMU7_Discrete_MemoryLevel MemoryLevel [SMU7_MAX_LEVELS_MEMORY]; member
Dsmu71_discrete.h272 SMU71_Discrete_MemoryLevel MemoryLevel [SMU71_MAX_LEVELS_MEMORY]; member
Dsmu72_discrete.h267 SMU72_Discrete_MemoryLevel MemoryLevel[SMU72_MAX_LEVELS_MEMORY]; member
Dsmu73_discrete.h241 SMU73_Discrete_MemoryLevel MemoryLevel[SMU73_MAX_LEVELS_MEMORY]; member
Dsmu74_discrete.h284 SMU74_Discrete_MemoryLevel MemoryLevel[SMU74_MAX_LEVELS_MEMORY]; member
Dsmu75_discrete.h289 SMU75_Discrete_MemoryLevel MemoryLevel [SMU75_MAX_LEVELS_MEMORY]; member