Home
last modified time | relevance | path

Searched refs:MPLL_SEQ_UCODE_2__INSTR12__SHIFT (Results 1 – 3 of 3) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_6_0_sh_mask.h11491 #define MPLL_SEQ_UCODE_2__INSTR12__SHIFT 0x00000010 macro
Dgmc_7_1_sh_mask.h9428 #define MPLL_SEQ_UCODE_2__INSTR12__SHIFT 0x10 macro
Dgmc_8_1_sh_mask.h10340 #define MPLL_SEQ_UCODE_2__INSTR12__SHIFT 0x10 macro