Home
last modified time | relevance | path

Searched refs:MMC_TIMING_UHS_DDR50 (Results 1 – 25 of 36) sorted by relevance

12

/linux-6.6.21/drivers/mmc/host/
Dsdhci-of-arasan.c749 case MMC_TIMING_UHS_DDR50: in sdhci_zynqmp_sdcardclk_set_phase()
818 case MMC_TIMING_UHS_DDR50: in sdhci_zynqmp_sampleclk_set_phase()
878 case MMC_TIMING_UHS_DDR50: in sdhci_versal_sdcardclk_set_phase()
945 case MMC_TIMING_UHS_DDR50: in sdhci_versal_sampleclk_set_phase()
1112 if (mmc->ios.timing == MMC_TIMING_UHS_DDR50) in arasan_zynqmp_execute_tuning()
1319 arasan_dt_read_clk_phase(dev, clk_data, MMC_TIMING_UHS_DDR50, in arasan_dt_parse_clk_phases()
Ddw_mmc-starfive.c36 if (ios->timing == MMC_TIMING_MMC_DDR52 || ios->timing == MMC_TIMING_UHS_DDR50) { in dw_mci_starfive_set_ios()
Ddw_mmc-hi3798cv200.c33 ios->timing == MMC_TIMING_UHS_DDR50) in dw_mci_hi3798cv200_set_ios()
Dsdhci-pxav3.c266 case MMC_TIMING_UHS_DDR50: in pxav3_set_uhs_signaling()
279 uhs == MMC_TIMING_UHS_DDR50) { in pxav3_set_uhs_signaling()
Dsdhci-xenon.c214 else if ((timing == MMC_TIMING_UHS_DDR50) || in xenon_set_uhs_signaling()
359 if (host->timing == MMC_TIMING_UHS_DDR50 || in xenon_execute_tuning()
Dsdhci-xenon-phy.c650 case MMC_TIMING_UHS_DDR50: in xenon_emmc_phy_set()
784 case MMC_TIMING_UHS_DDR50: in xenon_hs_delay_adj()
Drtsx_pci_sdmmc.c1036 case MMC_TIMING_UHS_DDR50: in sd_set_timing()
1117 case MMC_TIMING_UHS_DDR50: in sdmmc_set_ios()
1337 case MMC_TIMING_UHS_DDR50: in sdmmc_execute_tuning()
1352 else if (mmc->ios.timing == MMC_TIMING_UHS_DDR50) in sdmmc_execute_tuning()
Dsdhci-pci-arasan.c284 case MMC_TIMING_UHS_DDR50: in arasan_select_phy_clock()
Dsdhci-brcmstb.c118 else if ((timing == MMC_TIMING_UHS_DDR50) || in sdhci_brcmstb_set_uhs_signaling()
Dsdhci-st.c291 case MMC_TIMING_UHS_DDR50: in sdhci_st_set_uhs_signaling()
Dsdhci-esdhc-imx.c1104 if (host->timing == MMC_TIMING_UHS_DDR50) in usdhc_execute_tuning()
1222 case MMC_TIMING_UHS_DDR50: in esdhc_change_pinstate()
1309 case MMC_TIMING_UHS_DDR50: in esdhc_set_uhs_signaling()
Dusdhi6rol0.c750 if (ios->timing != MMC_TIMING_UHS_DDR50) { in usdhi6_clk_set()
853 if (ios->timing == MMC_TIMING_UHS_DDR50) in usdhi6_set_ios()
860 mode = ios->timing == MMC_TIMING_UHS_DDR50; in usdhi6_set_ios()
Dsdhci-omap.c830 if (timing == MMC_TIMING_UHS_DDR50 || timing == MMC_TIMING_MMC_DDR52) in sdhci_omap_set_uhs_signaling()
1153 pinctrl_state[MMC_TIMING_UHS_DDR50] = state; in sdhci_omap_config_iodelay_pinctrl_state()
Ddw_mmc-exynos.c335 case MMC_TIMING_UHS_DDR50: in dw_mci_exynos_set_ios()
Dsdhci-of-dwcmshc.c180 else if ((timing == MMC_TIMING_UHS_DDR50) || in dwcmshc_set_uhs_signaling()
Dowl-mmc.c524 if (ios->timing == MMC_TIMING_UHS_DDR50) { in owl_mmc_set_ios()
Dsunxi-mmc.c741 if (ios->timing != MMC_TIMING_UHS_DDR50 && in sunxi_mmc_clk_set_phase()
891 if (ios->timing == MMC_TIMING_UHS_DDR50 || in sunxi_mmc_set_clk()
Drtsx_usb_sdmmc.c1060 case MMC_TIMING_UHS_DDR50: in sd_set_timing()
1124 case MMC_TIMING_UHS_DDR50: in sdmmc_set_ios()
Dmmci_stm32_sdmmc.c302 host->mmc->ios.timing == MMC_TIMING_UHS_DDR50) in mmci_sdmmc_set_clkreg()
Dsdhci.c1870 case MMC_TIMING_UHS_DDR50: in sdhci_get_preset_value()
2278 else if ((timing == MMC_TIMING_UHS_DDR50) || in sdhci_set_uhs_signaling()
2294 case MMC_TIMING_UHS_DDR50: in sdhci_timing_has_preset()
2401 ios->timing == MMC_TIMING_UHS_DDR50 || in sdhci_set_ios()
2918 case MMC_TIMING_UHS_DDR50: in sdhci_execute_tuning()
Dsdhci_am654.c128 [MMC_TIMING_UHS_DDR50] = {"ti,otap-del-sel-ddr50",
/linux-6.6.21/include/linux/mmc/
Dhost.h60 #define MMC_TIMING_UHS_DDR50 7 macro
637 card->host->ios.timing <= MMC_TIMING_UHS_DDR50; in mmc_card_uhs()
/linux-6.6.21/drivers/mmc/core/
Ddebugfs.c141 case MMC_TIMING_UHS_DDR50: in mmc_ios_show()
Dsd.c497 timing = MMC_TIMING_UHS_DDR50; in sd_set_bus_speed_mode()
669 card->host->ios.timing == MMC_TIMING_UHS_DDR50 || in mmc_sd_init_uhs_card()
680 if (err && card->host->ios.timing == MMC_TIMING_UHS_DDR50) { in mmc_sd_init_uhs_card()
Dhost.c257 &map->phase[MMC_TIMING_UHS_DDR50]); in mmc_of_parse_clk_phase()

12