/linux-6.6.21/drivers/gpu/drm/msm/disp/dpu1/catalog/ |
D | dpu_5_4_sm6125.h | 38 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), 43 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), 48 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), 53 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12), 58 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13), 63 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 23),
|
D | dpu_5_0_sm8150.h | 46 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), 51 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), 56 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), 61 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12), 66 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13), 71 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 23), 254 .intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 30), 262 .intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 31),
|
D | dpu_6_0_sm8250.h | 45 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), 50 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), 55 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), 60 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12), 65 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13), 70 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 23), 253 .intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 30), 261 .intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 31),
|
D | dpu_7_0_sm8350.h | 45 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), 50 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), 55 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), 60 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12), 65 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13), 70 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 23), 253 .intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 30), 261 .intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 31),
|
D | dpu_5_1_sc8180x.h | 45 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), 50 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), 55 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), 60 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12), 65 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13), 70 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 23), 253 .intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 30), 261 .intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 31),
|
D | dpu_8_1_sm8450.h | 46 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), 51 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), 56 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), 61 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12), 66 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13), 71 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 23), 256 .intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 30), 264 .intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 31),
|
D | dpu_9_0_sm8550.h | 47 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), 52 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), 57 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), 62 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12), 67 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13), 72 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 23), 270 .intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 30), 278 .intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 31),
|
D | dpu_8_0_sc8280xp.h | 45 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), 50 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), 55 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), 60 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12), 65 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13), 70 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 23), 255 .intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 30), 263 .intr_done = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 31),
|
D | dpu_6_4_sm6350.h | 39 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), 44 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), 49 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), 54 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12),
|
D | dpu_3_0_msm8998.h | 47 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), 51 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), 56 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), 60 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12), 64 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13),
|
D | dpu_4_0_sdm845.h | 45 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), 50 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), 54 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), 58 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12), 62 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 13),
|
D | dpu_7_2_sc7280.h | 37 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), 42 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), 47 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11), 52 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 12),
|
D | dpu_6_2_sc7180.h | 37 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9), 42 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 10), 47 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 11),
|
D | dpu_6_5_qcm2290.h | 33 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9),
|
D | dpu_6_3_sm6115.h | 34 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9),
|
D | dpu_6_9_sm6375.h | 35 .intr_start = DPU_IRQ_IDX(MDP_SSPP_TOP0_INTR2, 9),
|
/linux-6.6.21/drivers/gpu/drm/msm/disp/dpu1/ |
D | dpu_hw_interrupts.h | 18 MDP_SSPP_TOP0_INTR2, enumerator
|
D | dpu_hw_interrupts.c | 62 [MDP_SSPP_TOP0_INTR2] = { 133 [MDP_SSPP_TOP0_INTR2] = { 485 BIT(MDP_SSPP_TOP0_INTR2) | in dpu_hw_intr_init()
|