Home
last modified time | relevance | path

Searched refs:MC_SEQ_WR_CTL_D1_LP__ADR_DLY__SHIFT (Results 1 – 3 of 3) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_6_0_sh_mask.h9571 #define MC_SEQ_WR_CTL_D1_LP__ADR_DLY__SHIFT 0x0000001d macro
Dgmc_7_1_sh_mask.h9042 #define MC_SEQ_WR_CTL_D1_LP__ADR_DLY__SHIFT 0x1d macro
Dgmc_8_1_sh_mask.h9954 #define MC_SEQ_WR_CTL_D1_LP__ADR_DLY__SHIFT 0x1d macro